Схожие документы

• SIRA: Scaled-Integer Range Analysis for Optimizing FPGA Dataflow Neural Network Accelerators
  по: Umuroglu, Yaman, и др.
  Опубликовано: (2025)
• PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs
  по: Saha, Rappy, и др.
  Опубликовано: (2026)
• SONIQ: System-Optimized Noise-Injected Ultra-Low-Precision Quantization with Full-Precision Parity
  по: Zhou, Cyrus, и др.
  Опубликовано: (2023)
• Shedding the Bits: Pushing the Boundaries of Quantization with Minifloats on FPGAs
  по: Aggarwal, Shivam, и др.
  Опубликовано: (2023)
• Unveiling the Potential of Quantization with MXFP4: Strategies for Quantization Error Reduction
  по: Chhugani, Jatin, и др.
  Опубликовано: (2026)