Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
    • 日本語
    • Nederlands
    • Português
    • Português (Brasil)
    • 中文(简体)
    • 中文(繁體)
    • Türkçe
    • עברית
    • Gaeilge
    • Cymraeg
    • Ελληνικά
    • Català
    • Euskara
    • Русский
    • Čeština
    • Suomi
    • Svenska
    • polski
    • Dansk
    • slovenščina
    • اللغة العربية
    • বাংলা
    • Galego
    • Tiếng Việt
    • Hrvatski
    • हिंदी
    • Հայերէն
    • Українська
    • Sámegiella
    • Монгол
    • Māori
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Chen, Zhiyu, Wen, Ziyuan, Wan, Weier, Pakala, Akhil Reddy, Zou, Yiwei, Wei, Wei-Chen, Li, Zengyi, Chen, Yubei, Yang, Kaiyuan
Format: Preprint
Published: 2024
Subjects:
Hardware Architecture
Emerging Technologies
Online Access:https://arxiv.org/abs/2407.12829
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View
Be the first to leave a comment!
You must be logged in first

Similar Items

  • When Models Know When They Do Not Know: Calibration, Cascading, and Cleaning
    by: Hao, Chenjie, et al.
    Published: (2026)
  • A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
    by: Kao, Shih-Hang, et al.
    Published: (2026)
  • TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations
    by: Wang, Dengfeng, et al.
    Published: (2023)
  • A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
    by: Dang, Peng, et al.
    Published: (2024)
  • A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface
    by: Yin, Guodong, et al.
    Published: (2022)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs