類似資料

• SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
  著者:: Rogenmoser, Michael, 等
  出版事項: (2024)
• ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
  著者:: Ottaviano, Alessandro, 等
  出版事項: (2023)
• CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
  著者:: Reinwardt, Christopher, 等
  出版事項: (2025)
• vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
  著者:: Zelioli, Enrico, 等
  出版事項: (2024)
• PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors
  著者:: Ottaviano, Alessandro, 等
  出版事項: (2023)