Image de couverture de livre

C for a tiny system

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Krause, Philipp Klaus, Lesser, Nicolas
Format:	Preprint
Publié:	2020
Sujets:	Programming Languages Hardware Architecture D.3; C.1
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

AXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators
par: Agostini, Nicolas Bohm, et autres
Publié: (2023)

Ember: A Compiler for Efficient Embedding Operations on Decoupled Access-Execute Architectures
par: Siracusa, Marco, et autres
Publié: (2025)

Optimization of 32-bit Unsigned Division by Constants on 64-bit Targets
par: Mitsunari, Shigeo, et autres
Publié: (2026)

Anvil: A General-Purpose Timing-Safe Hardware Description Language
par: Yu, Jason Zhijingcheng, et autres
Publié: (2025)

Inside VOLT: Designing an Open-Source GPU Compiler
par: Jeong, Shinnung, et autres
Publié: (2025)

Formalising CXL Cache Coherence
par: Tan, Chengsong, et autres
Publié: (2024)

Kernel Looping: Eliminating Synchronization Boundaries for Peak Inference Performance
par: Koeplinger, David, et autres
Publié: (2024)

ChiBench: a Benchmark Suite for Testing Electronic Design Automation Tools
par: Sumitani, Rafael, et autres
Publié: (2024)

A Compilation Framework for Quantum Circuits with Mid-Circuit Measurement Error Awareness
par: Zhong, Ming, et autres
Publié: (2025)

Vectorization of Verilog Designs and its Effects on Verification and Synthesis
par: Guimarães, Maria Fernanda Oliveira, et autres
Publié: (2026)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
par: Ahmad, Afzal, et autres
Publié: (2024)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
par: Liu, Lian, et autres
Publié: (2025)

MEDEA: A Design-Time Multi-Objective Manager for Energy-Efficient DNN Inference on Heterogeneous Ultra-Low Power Platforms
par: Taji, Hossein, et autres
Publié: (2025)

CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
par: Qu, Songyun, et autres
Publié: (2024)

Hardware/Algorithm Co-design for Real-Time I/O Control with Improved Timing Accuracy and Robustness
par: Jiang, Zhe, et autres
Publié: (2024)

MESC: Re-thinking Algorithmic Priority and/or Criticality Inversions for Heterogeneous MCSs
par: Guan, Jiapeng, et autres
Publié: (2024)

Weak Memory Demands Model-based Compiler Testing
par: Geeson, Luke
Publié: (2024)

Compiler Testing With Relaxed Memory Models
par: Geeson, Luke, et autres
Publié: (2023)

Weight Block Sparsity: Training, Compilation, and AI Engine Accelerators
par: D'Alberto, Paolo, et autres
Publié: (2024)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
par: Yin, Jiaqi, et autres
Publié: (2025)

PG-MDP: Profile-Guided Memory Dependence Prediction for Area-Constrained Cores
par: Panayi, Luke, et autres
Publié: (2026)

Improving Memory Dependence Prediction with Static Analysis
par: Panayi, Luke, et autres
Publié: (2024)

Comparing Methods for the Cross-Level Verification of SystemC Peripherals with Symbolic Execution
par: Rudkowski, Karl Aaron, et autres
Publié: (2025)

Bottom-Up Generation of Verilog Designs for Testing EDA Tools
par: Vieira, João Victor Amorim, et autres
Publié: (2025)

A System Level Compiler for Massively-Parallel, Spatial, Dataflow Architectures
par: Van Essendelft, Dirk, et autres
Publié: (2025)

A Survey on Hardware Accelerators for Large Language Models
par: Kachris, Christoforos
Publié: (2024)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
par: Parameshwara, Arya
Publié: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
par: Niu, Juxin, et autres
Publié: (2025)

Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)
par: Xu, Siyi, et autres
Publié: (2025)

The Program Hypergraph: Multi-Way Relational Structure for Geometric Algebra, Spatial Compute, and Physics-Aware Compilation
par: Haynes, Houston
Publié: (2026)

Register Aggregation for Hardware Decompilation
par: Rao, Varun, et autres
Publié: (2024)

Relaxed exception semantics for Arm-A (extended version)
par: Simner, Ben, et autres
Publié: (2024)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
par: Zhao, Zhuorui, et autres
Publié: (2025)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
par: Zhang, Weichuang, et autres
Publié: (2024)

WaveCert: Translation Validation for Asynchronous Dataflow Programs via Dynamic Fractional Permissions
par: Lin, Zhengyao, et autres
Publié: (2023)

There and Back Again: A Netlist's Tale with Much Egraphin'
par: Smith, Gus Henry, et autres
Publié: (2024)

Scaling Program Synthesis Based Technology Mapping with Equality Saturation
par: Smith, Gus Henry, et autres
Publié: (2024)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
par: Chang, Fu-Chieh, et autres
Publié: (2026)

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration
par: Zhuang, Jinming, et autres
Publié: (2024)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
par: Chen, Chen, et autres
Publié: (2024)