Saved in:
| Main Authors: | , , , , , , , , , , |
|---|---|
| Format: | Preprint |
| Published: |
2020
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2012.02267 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866910675280855040 |
|---|---|
| author | Maheshwari, Sachin Stathopoulos, Spyros Wang, Jiaqi Serb, Alexander Pan, Yihan Mifsud, Andrea Leene, Lieuwe B. Shen, Jiawei Papavassiliou, Christos Constandinou, Timothy G. Prodromakis, Themistoklis |
| author_facet | Maheshwari, Sachin Stathopoulos, Spyros Wang, Jiaqi Serb, Alexander Pan, Yihan Mifsud, Andrea Leene, Lieuwe B. Shen, Jiawei Papavassiliou, Christos Constandinou, Timothy G. Prodromakis, Themistoklis |
| contents | RRAM technology has experienced explosive growth in the last decade, with multiple device structures being developed for a wide range of applications. However, transitioning the technology from the lab into the marketplace requires the development of an accessible and user-friendly design flow, supported by an industry-grade toolchain. In this work, we demonstrate with examples an end-to-end design flow for RRAM-based electronics, from the introduction of a custom RRAM model into our chosen CAD tool to performing layout-versus-schematic and post-layout checks including the RRAM device. We envisage that this step-by-step guide to introducing RRAM into the standard integrated circuit design flow will be a useful reference document for both device developers who wish to benchmark their technologies and circuit designers who wish to experiment with RRAM-enhanced systems. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2012_02267 |
| institution | arXiv |
| publishDate | 2020 |
| record_format | arxiv |
| spellingShingle | Hybrid CMOS/Memristor Circuit Design Methodology Maheshwari, Sachin Stathopoulos, Spyros Wang, Jiaqi Serb, Alexander Pan, Yihan Mifsud, Andrea Leene, Lieuwe B. Shen, Jiawei Papavassiliou, Christos Constandinou, Timothy G. Prodromakis, Themistoklis Emerging Technologies RRAM technology has experienced explosive growth in the last decade, with multiple device structures being developed for a wide range of applications. However, transitioning the technology from the lab into the marketplace requires the development of an accessible and user-friendly design flow, supported by an industry-grade toolchain. In this work, we demonstrate with examples an end-to-end design flow for RRAM-based electronics, from the introduction of a custom RRAM model into our chosen CAD tool to performing layout-versus-schematic and post-layout checks including the RRAM device. We envisage that this step-by-step guide to introducing RRAM into the standard integrated circuit design flow will be a useful reference document for both device developers who wish to benchmark their technologies and circuit designers who wish to experiment with RRAM-enhanced systems. |
| title | Hybrid CMOS/Memristor Circuit Design Methodology |
| topic | Emerging Technologies |
| url | https://arxiv.org/abs/2012.02267 |