Saved in:
| Main Authors: | Nitundil, Sumukh, Singh, Nihal, Balaji, Rushabha, Arora, Pankaj |
|---|---|
| Format: | Preprint |
| Published: |
2020
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2012.12088 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
A 40 GHz Low-Power Variable-Gain Low Noise Amplifier in 28-nm CMOS Process
by: Reddy, Harshith, et al.
Published: (2025)
by: Reddy, Harshith, et al.
Published: (2025)
Design of Phase Locked Loop in 180 nm Technology
by: Kumar, Priyam, et al.
Published: (2024)
by: Kumar, Priyam, et al.
Published: (2024)
Cascode Cross-Coupled Stage High-Speed Dynamic Comparator in 65 nm CMOS
by: Krishna, Komala, et al.
Published: (2021)
by: Krishna, Komala, et al.
Published: (2021)
Design and Implementation of a Low-Power Low-Noise Biopotential Amplifier in 28 nm CMOS Technology with a Compact Die-Area of 2500 $μ$m$^2$
by: Koleibi, Esmaeil Ranjbar, et al.
Published: (2024)
by: Koleibi, Esmaeil Ranjbar, et al.
Published: (2024)
Cryogenic Characterization of Low-Frequency Noise in 40-nm CMOS
by: Kiene, Gerd, et al.
Published: (2024)
by: Kiene, Gerd, et al.
Published: (2024)
Area Optimization of Open-Source Low-Power INA in 130nm CMOS using Hybrid Mixed-Variable PSO
by: Herath, Avishka, et al.
Published: (2026)
by: Herath, Avishka, et al.
Published: (2026)
X-ray Irradiation Studies on the Monopix DMAPS in 150$\,$nm and 180$\,$nm
by: Bespin, Christian, et al.
Published: (2025)
by: Bespin, Christian, et al.
Published: (2025)
A Digital Power Amplifier in 28 nm CMOS for LTE Applications
by: Fuhrmann, Jörg
Published: (2025)
by: Fuhrmann, Jörg
Published: (2025)
Self Clocked Digital LDO for Cryogenic Power Management in 22nm FDSOI with 98 Percent Efficiency
by: Ashok, A., et al.
Published: (2025)
by: Ashok, A., et al.
Published: (2025)
Four-Port Probe Stations and SOLR Calibration Standard Design up to 125 GHz on 28 nm CMOS
by: Shakya, Dipankar, et al.
Published: (2025)
by: Shakya, Dipankar, et al.
Published: (2025)
A 16.28 ppm/$^\circ$C Temperature Coefficient, 0.5V Low-Voltage CMOS Voltage Reference with Curvature Compensation
by: Reddy, Harshith, et al.
Published: (2025)
by: Reddy, Harshith, et al.
Published: (2025)
A Low‐Cost Open‐Loop Digital Spread Spectrum Clock Divider for Class‐D Audio Amplifier in 180‐nm CMOS
by: Yufei Wu, et al.
Published: (2025)
by: Yufei Wu, et al.
Published: (2025)
An Asymmetric Cascode Doherty Power Amplifier With a Transformer‐Based Combiner in 65‐nm CMOS
by: Yuting Chen, et al.
Published: (2025)
by: Yuting Chen, et al.
Published: (2025)
Scalable 49-Channel Neural Recorder with an Event-Driven Ramp ADC and PCA Compression in 28 nm CMOS
by: Lemaire, William, et al.
Published: (2025)
by: Lemaire, William, et al.
Published: (2025)
Design of a W-band High-PAE Class A&AB Power Amplifier in 150nm GaAs Technology
by: Leea, Jun Yan, et al.
Published: (2024)
by: Leea, Jun Yan, et al.
Published: (2024)
In-Circuit Characterization of Low-Frequency Stability Margins in Power Amplifiers
by: Gonzalez, Jose Manuel, et al.
Published: (2025)
by: Gonzalez, Jose Manuel, et al.
Published: (2025)
A 1.6-fJ/Spike Subthreshold Analog Spiking Neuron in 28 nm CMOS
by: Besrour, Marwan, et al.
Published: (2024)
by: Besrour, Marwan, et al.
Published: (2024)
Mean spectral diffuse attenuation coefficients averaged for 320 nm to 338.5 nm (UVAB), 356.5 nm to 390 nm (UVA) and 390 nm to 423 nm (blue) in the Atlantic Ocean from Sentinel-5P instrument TROPOMI
by: Oelker, Julia, et al.
Published: (2022)
by: Oelker, Julia, et al.
Published: (2022)
Modeling, Analysis, and Optimization of Cascaded Power Amplifiers
by: Moryakova, Oksana, et al.
Published: (2025)
by: Moryakova, Oksana, et al.
Published: (2025)
Sub‐20 nm Ferroelectric Junctionless Gate‐All‐Around Metal‐Oxide‐Semiconductor Field‐Effect Transistor for Low‐Power Applications: Switching Performances and Subthreshold Circuit Analysis
by: Ibrahim Rahmani, et al.
Published: (2025)
by: Ibrahim Rahmani, et al.
Published: (2025)
Subthreshold Micropulse Laser (577 nm) Therapy with an Individual Approach for Power Titration in Patients with Chronic Central Serous Chorioretinopathy (Pilot Study)
by: Taras Kustryn, et al.
Published: (2024)
by: Taras Kustryn, et al.
Published: (2024)
Design of a Model Predictive Controlled Single‐Stage Boost Assisted High Frequency Inverter for Wireless EV Charging System
by: R. Venugopal, et al.
Published: (2025)
by: R. Venugopal, et al.
Published: (2025)
2T1R Regulated Memristor Conductance Control Array Architecture for Neuromorphic Computing using 28nm CMOS Technology
by: Kuriakose, Neethu, et al.
Published: (2025)
by: Kuriakose, Neethu, et al.
Published: (2025)
Impact of Passive Element Technological Limits on CMOS Low-Noise Amplifier Design
by: González, J. L., et al.
Published: (2025)
by: González, J. L., et al.
Published: (2025)
Cross talk of a large-scale depleted monolithic active pixel sensor (DMAPS) in 180 nm CMOS technology
by: Schall, Lars, et al.
Published: (2024)
by: Schall, Lars, et al.
Published: (2024)
A Two-Stage AI-Powered Motif Mining Method for Efficient Power System Topological Analysis
by: Li, Yiyan, et al.
Published: (2024)
by: Li, Yiyan, et al.
Published: (2024)
Efficient chip-based optical parametric oscillators from 590 nm to 1150 nm
by: Stone, Jordan R., et al.
Published: (2022)
by: Stone, Jordan R., et al.
Published: (2022)
Depth of DNA photodamage in human corneas exposed to 222 nm or 254 nm UV
by: Manuela Buonanno, et al.
Published: (2026)
by: Manuela Buonanno, et al.
Published: (2026)
Design of Fully Integrated 45 nm CMOS System-on-Chip Receiver for Readout of Transmon Qubit
by: Salmanogli, Ahmad, et al.
Published: (2024)
by: Salmanogli, Ahmad, et al.
Published: (2024)
Efficient Calculation of Stabilization Parameters in RF Power Amplifiers
by: Mori, Libe, et al.
Published: (2025)
by: Mori, Libe, et al.
Published: (2025)
Scalable Two-Stage Stochastic Optimal Power Flow via Separable Approximation
by: Lamichhane, Shishir, et al.
Published: (2025)
by: Lamichhane, Shishir, et al.
Published: (2025)
Comparing the efficacy of 308‐nm light‐emitting diode and 308‐nm excimer lamp for treating vitiligo: A randomized controlled trial
by: Yu Hu, et al.
Published: (2024)
by: Yu Hu, et al.
Published: (2024)
1720nm-1800nm tunable chirped pulse amplification based on thulium-doped fiber
by: Liu, Xinyang, et al.
Published: (2023)
by: Liu, Xinyang, et al.
Published: (2023)
Ultra-Low-Power Spiking Neurons in 7 nm FinFET Technology: A Comparative Analysis of Leaky Integrate-and-Fire, Morris-Lecar, and Axon-Hillock Architectures
by: Larsh, Logan, et al.
Published: (2025)
by: Larsh, Logan, et al.
Published: (2025)
Cryogenic Neuromorphic Synaptic Behavior in 180 nm Silicon Transistors for Emerging Computing Systems
by: Fiheon Imroze, et al.
Published: (2025)
by: Fiheon Imroze, et al.
Published: (2025)
Analysis of Stability in Multistage Feedforward Operational Transconductance Amplifiers using Successive One-Pole Approximation
by: Lee, Taeju
Published: (2024)
by: Lee, Taeju
Published: (2024)
Two-photon rubidium clock detecting 776~nm fluorescence
by: Beard, River, et al.
Published: (2025)
by: Beard, River, et al.
Published: (2025)
Comparison of Red (785 nm) and Blue (457 nm) Excitation Lasers for Raman Analysis of Synthetic and Natural Calcium Carbonate Samples
by: Kyle A. Conner, et al.
Published: (2025)
by: Kyle A. Conner, et al.
Published: (2025)
Characterisation of analogue MAPS fabricated in 65 nm technology for the ALICE ITS3
by: Gautam, Kunal, et al.
Published: (2024)
by: Gautam, Kunal, et al.
Published: (2024)
Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout
by: Gonski, Julia, et al.
Published: (2024)
by: Gonski, Julia, et al.
Published: (2024)
Similar Items
-
A 40 GHz Low-Power Variable-Gain Low Noise Amplifier in 28-nm CMOS Process
by: Reddy, Harshith, et al.
Published: (2025) -
Design of Phase Locked Loop in 180 nm Technology
by: Kumar, Priyam, et al.
Published: (2024) -
Cascode Cross-Coupled Stage High-Speed Dynamic Comparator in 65 nm CMOS
by: Krishna, Komala, et al.
Published: (2021) -
Design and Implementation of a Low-Power Low-Noise Biopotential Amplifier in 28 nm CMOS Technology with a Compact Die-Area of 2500 $μ$m$^2$
by: Koleibi, Esmaeil Ranjbar, et al.
Published: (2024) -
Cryogenic Characterization of Low-Frequency Noise in 40-nm CMOS
by: Kiene, Gerd, et al.
Published: (2024)