Image de couverture de livre

pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Ferreira, João Dinis, Falcao, Gabriel, Gómez-Luna, Juan, Alser, Mohammed, Orosa, Lois, Sadrosadati, Mohammad, Kim, Jeremie S., Oliveira, Geraldo F., Shahroodi, Taha, Nori, Anant, Mutlu, Onur
Format:	Preprint
Publié:	2021
Sujets:	Hardware Architecture Distributed, Parallel, and Cluster Computing B.3.1; C.1.3
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
par: Patel, Minesh, et autres
Publié: (2024)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
par: Zhang, Yuhan, et autres
Publié: (2026)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
par: Olgun, Ataberk, et autres
Publié: (2022)

MEDEA: A Design-Time Multi-Objective Manager for Energy-Efficient DNN Inference on Heterogeneous Ultra-Low Power Platforms
par: Taji, Hossein, et autres
Publié: (2025)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
par: Ahmad, Afzal, et autres
Publié: (2024)

Non-interfering On-line and In-field SoC Testing
par: Strauch, Tobias
Publié: (2024)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
par: Liu, Lian, et autres
Publié: (2025)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
par: Parameshwara, Arya
Publié: (2025)

Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories
par: Lee, Ming-Yen, et autres
Publié: (2025)

GateKeeper-GPU: Fast and Accurate Pre-Alignment Filtering in Short Read Mapping
par: Bingöl, Zülal, et autres
Publié: (2021)

An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2024)

FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm
par: Giorgi, Roberto
Publié: (2025)

In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2025)

Memory-Centric Computing: Recent Advances in Processing-in-DRAM
par: Mutlu, Onur, et autres
Publié: (2024)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2025)

Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
par: Barcarolo, Nicola, et autres
Publié: (2026)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
par: Canpolat, Oğuzhan, et autres
Publié: (2025)

ASTER: Attention-based Spiking Transformer Engine for Event-driven Reasoning
par: Das, Tamoghno, et autres
Publié: (2025)

REIS: A High-Performance and Energy-Efficient Retrieval System with In-Storage Processing
par: Chen, Kangqi, et autres
Publié: (2025)

FlexiBit: Fully Flexible Precision Bit-parallel Accelerator Architecture for Arbitrary Mixed Precision AI
par: Tahmasebi, Faraz, et autres
Publié: (2024)

RowPress Vulnerability in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2024)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
par: Olgun, Ataberk, et autres
Publié: (2022)

Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis
par: Yuksel, Ismail Emir, et autres
Publié: (2024)

HERMES: High-Performance RISC-V Memory Hierarchy for ML Workloads
par: Suryadevara, Pranav
Publié: (2025)

PIMDAL: Mitigating the Memory Bottleneck in Data Analytics using a Real Processing-in-Memory System
par: Frouzakis, Manos, et autres
Publié: (2025)

Athena: Synergizing Data Prefetching and Off-Chip Prediction via Online Reinforcement Learning
par: Bera, Rahul, et autres
Publié: (2026)

Improved Prefetching Techniques for Linked Data Structures
par: Maruszewski, Nikola Vuk
Publié: (2025)

TriADA: Massively Parallel Trilinear Matrix-by-Tensor Multiply-Add Algorithm and Device Architecture for the Acceleration of 3D Discrete Transformations
par: Sedukhin, Stanislav, et autres
Publié: (2025)

RowPress: Amplifying Read Disturbance in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2023)

A Scalable Architecture for Efficient Multi-bit Fully Homomorphic Encryption
par: Ma, Jiaao, et autres
Publié: (2025)

OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
par: Lebold, Denis, et autres
Publié: (2026)

A Compilation Framework for Quantum Circuits with Mid-Circuit Measurement Error Awareness
par: Zhong, Ming, et autres
Publié: (2025)

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
par: Canpolat, Oğuzhan, et autres
Publié: (2024)

Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis
par: Yuksel, Ismail Emir, et autres
Publié: (2024)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
par: Hassan, Hasan, et autres
Publié: (2022)

A WASM-Subset Stack Architecture for Low-cost FPGAs using Open-Source EDA Flows
par: Chakrabarti, Aradhya
Publié: (2025)

SISA: A Scale-In Systolic Array for GEMM Acceleration
par: Altamura, Luigi, et autres
Publié: (2026)

Proteus: Enabling High-Performance Processing-Using-DRAM with Dynamic Bit-Precision, Adaptive Data Representation, and Flexible Arithmetic
par: Oliveira, Geraldo F., et autres
Publié: (2025)

A Modern Primer on Processing in Memory
par: Mutlu, Onur, et autres
Publié: (2020)

PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2023)