High Coherence in a Tileable 3D Integrated Superconducting Circuit Architecture
Fuente:
arXiv
Salvato in:
| Autori principali: | , , , , , , , , , , , , , |
|---|---|
| Natura: | Preprint |
| Pubblicazione: |
2021
|
| Soggetti: | |
| Accesso online: | |
| Tags: |
Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
| _version_ | 1866915377998462976 |
|---|---|
| author | Spring, Peter A. Cao, Shuxiang Tsunoda, Takahiro Campanaro, Giulio Fasciati, Simone D. Wills, James Chidambaram, Vivek Shteynas, Boris Bakr, Mustafa Gow, Paul Carpenter, Lewis Gates, James Vlastakis, Brian Leek, Peter J. |
| author_facet | Spring, Peter A. Cao, Shuxiang Tsunoda, Takahiro Campanaro, Giulio Fasciati, Simone D. Wills, James Chidambaram, Vivek Shteynas, Boris Bakr, Mustafa Gow, Paul Carpenter, Lewis Gates, James Vlastakis, Brian Leek, Peter J. |
| contents | We report high qubit coherence as well as low crosstalk and single-qubit gate errors in a superconducting circuit architecture that promises to be tileable to 2D lattices of qubits. The architecture integrates an inductively shunted cavity enclosure into a design featuring non-galvanic out-of-plane control wiring and qubits and resonators fabricated on opposing sides of a substrate. The proof-of-principle device features four uncoupled transmon qubits and exhibits average energy relaxation times $T_1=149(38)~μ$s, pure echoed dephasing times $T_{ϕ,e}=189(34)~μ$s, and single-qubit gate fidelities $F=99.982(4)\%$ as measured by simultaneous randomized benchmarking. The 3D integrated nature of the control wiring means that qubits will remain addressable as the architecture is tiled to form larger qubit lattices. Band structure simulations are used to predict that the tiled enclosure will still provide a clean electromagnetic environment to enclosed qubits at arbitrary scale. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2107_11140 |
| institution | arXiv |
| publishDate | 2021 |
| record_format | arxiv |
| spellingShingle | High Coherence in a Tileable 3D Integrated Superconducting Circuit Architecture Spring, Peter A. Cao, Shuxiang Tsunoda, Takahiro Campanaro, Giulio Fasciati, Simone D. Wills, James Chidambaram, Vivek Shteynas, Boris Bakr, Mustafa Gow, Paul Carpenter, Lewis Gates, James Vlastakis, Brian Leek, Peter J. Quantum Physics We report high qubit coherence as well as low crosstalk and single-qubit gate errors in a superconducting circuit architecture that promises to be tileable to 2D lattices of qubits. The architecture integrates an inductively shunted cavity enclosure into a design featuring non-galvanic out-of-plane control wiring and qubits and resonators fabricated on opposing sides of a substrate. The proof-of-principle device features four uncoupled transmon qubits and exhibits average energy relaxation times $T_1=149(38)~μ$s, pure echoed dephasing times $T_{ϕ,e}=189(34)~μ$s, and single-qubit gate fidelities $F=99.982(4)\%$ as measured by simultaneous randomized benchmarking. The 3D integrated nature of the control wiring means that qubits will remain addressable as the architecture is tiled to form larger qubit lattices. Band structure simulations are used to predict that the tiled enclosure will still provide a clean electromagnetic environment to enclosed qubits at arbitrary scale. |
| title | High Coherence in a Tileable 3D Integrated Superconducting Circuit Architecture |
| topic | Quantum Physics |
| url | https://arxiv.org/abs/2107.11140 |