Cover Image

A Linear-Time Algorithm for Steady-State Analysis of Electromigration in General Interconnects

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Shohel, Mohammad Abdullah Al, Chhabria, Vidya A., Sapatnekar, Sachin S.
Format:	Preprint
Published:	2021
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Invited: Toward Accurate, Large-scale Electromigration Analysis and Optimization in Integrated Systems
by: Sapatnekar, Sachin S.
Published: (2026)

IR-Aware ECO Timing Optimization Using Reinforcement Learning
by: Jiang, Wenjing, et al.
Published: (2024)

ECO-CHIP: Estimation of Carbon Footprint of Chiplet-based Architectures for Sustainable VLSI
by: Sudarshan, Chetan Choppali, et al.
Published: (2023)

GR-Evolve: Design-Adaptive Global Routing via LLM-Driven Algorithm Evolution
by: Jafri, Taizun, et al.
Published: (2026)

Understanding Inference-Time Token Allocation and Coverage Limits in Agentic Hardware Verification
by: Patel, Vihaan, et al.
Published: (2026)

ML-based AIG Timing Prediction to Enhance Logic Optimization
by: Jiang, Wenjing, et al.
Published: (2024)

Accelerating Electrostatics-based Global Placement with Enhanced FFT Computation
by: Zhang, Hangyu, et al.
Published: (2025)

CHICO-Agent: An LLM Agent for the Cross-layer Optimization of 2.5D and 3D Chiplet-based Systems
by: Wu, Qihang, et al.
Published: (2026)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
by: Sudarshan, Chetan Choppali, et al.
Published: (2023)

Evaluating Computing Platforms for Sustainability: A Comparative Analysis of FPGAs against ASICs, GPUs, and CPUs
by: Sudarshan, Chetan Choppali, et al.
Published: (2026)

CarbonSet: A Dataset to Analyze Trends and Benchmark the Sustainability of CPUs and GPUs
by: Hu, Jiajun, et al.
Published: (2025)

DALI-PD: Diffusion-based Synthetic Layout Heatmap Generation for ML in Physical Design
by: Wu, Bing-Yue, et al.
Published: (2025)

Accelerating Physics-Based Electromigration Analysis via Rational Krylov Subspaces
by: Tan, Sheldon X. -D., et al.
Published: (2026)

EMSpice 3: Full-chip Temperature-Aware Multiphysics Electromigration and IR-Drop Analysis
by: Lu, Haotian, et al.
Published: (2026)

Spec2Cov: An Agentic Framework for Code Coverage Closure of Digital Hardware Designs
by: Lowe, Sean, et al.
Published: (2026)

CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems
by: Sudarshan, Chetan Choppali, et al.
Published: (2026)

Tiny Chiplets Enabled by Packaging Scaling: Opportunities in ESD Protection and Signal Integrity
by: Haque, Emad, et al.
Published: (2025)

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations
by: Ghosh, Subhadip, et al.
Published: (2026)

Performance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations
by: Esmaeilzadeh, Hadi, et al.
Published: (2023)

Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables
by: Ghosh, Subhadip, et al.
Published: (2025)

SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS
by: Shi, Rui, et al.
Published: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
by: Harlikar, Pracheta, et al.
Published: (2025)

ALIGN: A System for Automating Analog Layout
by: Dhar, Tonmoy, et al.
Published: (2020)

Link Quality Aware Pathfinding for Chiplet Interconnects
by: Yen, Aaron, et al.
Published: (2026)

A Hybrid Delay Model for Interconnected Multi-Input Gates
by: Ferdowsi, Arman, et al.
Published: (2024)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
by: Iff, Patrick, et al.
Published: (2025)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
by: Wang, Xiaoke, et al.
Published: (2026)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
by: Wang, Zhao, et al.
Published: (2021)

LACIN: Linearly Arranged Complete Interconnection Networks
by: Beivide, Ramón, et al.
Published: (2026)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
by: Rogenmoser, Michael, et al.
Published: (2025)

Best Practices for Large Load Interconnections: A North American Perspective on Data Centers
by: Zahedi, Rafi, et al.
Published: (2026)

Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
by: Zhao, Hongwei, et al.
Published: (2025)

Designing Reconfigurable Interconnection Network of Heterogeneous Chiplets Using Kalman Filter
by: Biglari, Siamak, et al.
Published: (2024)

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
by: Feng, Yinxiao, et al.
Published: (2024)

On the Impact of Intra-node Communication in the Performance of Supercomputer and Data Center Interconnection Networks
by: Tarraga-Moreno, Joaquin, et al.
Published: (2025)

PipeOrgan: Efficient Inter-operation Pipelining with Flexible Spatial Organization and Interconnects
by: Garg, Raveesh, et al.
Published: (2024)

ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
by: Bai, Kangbo, et al.
Published: (2026)

The BrainScaleS-2 multi-chip system: Interconnecting continuous-time neuromorphic compute substrates
by: Ilmberger, Joscha, et al.
Published: (2025)

PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
by: Chong, Yue Jiet, et al.
Published: (2025)

Scalable and Efficient Intra- and Inter-node Interconnection Networks for Post-Exascale Supercomputers and Data centers
by: Tarraga-Moreno, Joaquin, et al.
Published: (2025)