AgilePkgC: An Agile System Idle State Architecture for Energy Proportional Datacenter Servers
Fuente:
arXiv
Saved in:
| Main Authors: | Antoniou, Georgia, Volos, Haris, Bartolini, Davide B., Rollet, Tom, Sazeides, Yiannakis, Yahya, Jawad Haj |
|---|---|
| Format: | Preprint |
| Published: |
2022
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications
by: Yahya, Jawad Haj, et al.
Published: (2022)
by: Yahya, Jawad Haj, et al.
Published: (2022)
How long can you sleep? Idle Time System Inefficiencies and Opportunities
by: Antoniou, Georgia, et al.
Published: (2025)
by: Antoniou, Georgia, et al.
Published: (2025)
Taming Performance Variability caused by Client-Side Hardware Configuration
by: Antoniou, Georgia, et al.
Published: (2024)
by: Antoniou, Georgia, et al.
Published: (2024)
An opportunity to improve Data Center Efficiency: Optimizing the Server's Upgrade Cycle
by: Nikolaou, Panagiota, et al.
Published: (2025)
by: Nikolaou, Panagiota, et al.
Published: (2025)
Analyzing a Two-Tier Disaggregated Memory Protection Scheme Based on Memory Replication
by: Volos, Haris, et al.
Published: (2025)
by: Volos, Haris, et al.
Published: (2025)
The Non-Predictability of Mispredicted Branches using Timing Information
by: Constantinou, Ioannis, et al.
Published: (2026)
by: Constantinou, Ioannis, et al.
Published: (2026)
The Case for Replication-Aware Memory-Error Protection in Disaggregated Memory
by: Volos, Haris
Published: (2023)
by: Volos, Haris
Published: (2023)
Agile TLB Prefetching and Prediction Replacement Policy
by: Mersha, Melkamu, et al.
Published: (2024)
by: Mersha, Melkamu, et al.
Published: (2024)
Building an Open CGRA Ecosystem for Agile Innovation
by: Juneja, Rohan, et al.
Published: (2025)
by: Juneja, Rohan, et al.
Published: (2025)
A4: Microarchitecture-Aware LLC Management for Datacenter Servers with Emerging I/O Devices
by: Park, Haneul, et al.
Published: (2025)
by: Park, Haneul, et al.
Published: (2025)
TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
by: Zhong, Yang, et al.
Published: (2025)
by: Zhong, Yang, et al.
Published: (2025)
CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
by: Fang, Wenji, et al.
Published: (2025)
by: Fang, Wenji, et al.
Published: (2025)
Enabling Agile Ambient IoT Networking via a Parameterized Hybrid Radio
by: Lei, Jiazhen, et al.
Published: (2026)
by: Lei, Jiazhen, et al.
Published: (2026)
Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
by: Pan, Tianwei, et al.
Published: (2025)
by: Pan, Tianwei, et al.
Published: (2025)
ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
by: Sun, Jialin, et al.
Published: (2025)
by: Sun, Jialin, et al.
Published: (2025)
AI-Powered Agile Analog Circuit Design and Optimization
by: Hu, Jinhai, et al.
Published: (2025)
by: Hu, Jinhai, et al.
Published: (2025)
A Spatial Array for Spectrally Agile Wireless Processing
by: Rasteh, Ali, et al.
Published: (2025)
by: Rasteh, Ali, et al.
Published: (2025)
EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
by: Zhang, Haoyi, et al.
Published: (2024)
by: Zhang, Haoyi, et al.
Published: (2024)
UB-Mesh: a Hierarchically Localized nD-FullMesh Datacenter Network Architecture
by: Liao, Heng, et al.
Published: (2025)
by: Liao, Heng, et al.
Published: (2025)
DDC: A Vision for a Disaggregated Datacenter
by: Ewais, Mohammad, et al.
Published: (2024)
by: Ewais, Mohammad, et al.
Published: (2024)
Pushing the Memory Bandwidth Wall with CXL-enabled Idle I/O Bandwidth Harvesting
by: Kadiyala, Divya Kiran, et al.
Published: (2025)
by: Kadiyala, Divya Kiran, et al.
Published: (2025)
Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
by: Olgun, Ataberk, et al.
Published: (2022)
by: Olgun, Ataberk, et al.
Published: (2022)
SDT: Cutting Datacenter Tax Through Simultaneous Data-Delivery Threads
by: Mamandipoor, Amin, et al.
Published: (2025)
by: Mamandipoor, Amin, et al.
Published: (2025)
ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development
by: Wang, Bowei, et al.
Published: (2025)
by: Wang, Bowei, et al.
Published: (2025)
Rainbow: A Composable Coherence Protocol for Multi-Chip Servers
by: Menezo, Lucia G., et al.
Published: (2020)
by: Menezo, Lucia G., et al.
Published: (2020)
Salient Store: Enabling Smart Storage for Continuous Learning Edge Servers
by: Mishra, Cyan Subhra, et al.
Published: (2024)
by: Mishra, Cyan Subhra, et al.
Published: (2024)
ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
by: Ottaviano, Alessandro, et al.
Published: (2023)
by: Ottaviano, Alessandro, et al.
Published: (2023)
How Much Progress Has There Been in NVIDIA Datacenter GPUs?
by: Del Sozzo, Emanuele, et al.
Published: (2026)
by: Del Sozzo, Emanuele, et al.
Published: (2026)
Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
by: Laghi, Umberto, et al.
Published: (2025)
by: Laghi, Umberto, et al.
Published: (2025)
Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
by: Papalamprou, Ilias, et al.
Published: (2025)
by: Papalamprou, Ilias, et al.
Published: (2025)
Energy-Oriented Computing Architecture Simulator for SNN Training
by: Ma, Yunhao, et al.
Published: (2025)
by: Ma, Yunhao, et al.
Published: (2025)
EasyRider: Mitigating Power Transients in Datacenter-Scale Training Workloads
by: Jensen, Dillon, et al.
Published: (2026)
by: Jensen, Dillon, et al.
Published: (2026)
ARCANE: Adaptive RISC-V Cache Architecture for Near-memory Extensions
by: Petrolo, Vincenzo, et al.
Published: (2025)
by: Petrolo, Vincenzo, et al.
Published: (2025)
Idle is the New Sleep: Configuration-Aware Alternative to Powering Off FPGA-Based DL Accelerators During Inactivity
by: Qian, Chao, et al.
Published: (2024)
by: Qian, Chao, et al.
Published: (2024)
Why Learn What Physics Already Knows? Realizing Agile mmWave-based Human Pose Estimation via Physics-Guided Preprocessing
by: Zheng, Shuntian, et al.
Published: (2026)
by: Zheng, Shuntian, et al.
Published: (2026)
Energy Efficient LSTM Accelerators for Embedded FPGAs through Parameterised Architecture Design
by: Qian, Chao, et al.
Published: (2026)
by: Qian, Chao, et al.
Published: (2026)
Garibaldi: A Pairwise Instruction-Data Management for Enhancing Shared Last-Level Cache Performance in Server Workloads
by: Kwon, Jaewon, et al.
Published: (2025)
by: Kwon, Jaewon, et al.
Published: (2025)
Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
by: Caon, Michele, et al.
Published: (2024)
by: Caon, Michele, et al.
Published: (2024)
CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
by: Manoni, Simone, et al.
Published: (2026)
by: Manoni, Simone, et al.
Published: (2026)
Lightweight Unified Sha-3/Shake Architecture with a Fault-Resilient State
by: Ewert, Christian, et al.
Published: (2025)
by: Ewert, Christian, et al.
Published: (2025)
Similar Items
-
AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications
by: Yahya, Jawad Haj, et al.
Published: (2022) -
How long can you sleep? Idle Time System Inefficiencies and Opportunities
by: Antoniou, Georgia, et al.
Published: (2025) -
Taming Performance Variability caused by Client-Side Hardware Configuration
by: Antoniou, Georgia, et al.
Published: (2024) -
An opportunity to improve Data Center Efficiency: Optimizing the Server's Upgrade Cycle
by: Nikolaou, Panagiota, et al.
Published: (2025) -
Analyzing a Two-Tier Disaggregated Memory Protection Scheme Based on Memory Replication
by: Volos, Haris, et al.
Published: (2025)