Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Bertaccini, Luca, Paulin, Gianna, Fischer, Tim, Mach, Stefan, Benini, Luca
Format: Preprint
Published: 2022
Subjects:
Hardware Architecture
Online Access:https://arxiv.org/abs/2207.03192
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View

Internet

https://arxiv.org/abs/2207.03192

Similar Items

  • MXDOTP: A RISC-V ISA Extension for Enabling Microscaling (MX) Floating-Point Dot Products
    by: İslamoğlu, Gamze, et al.
    Published: (2025)
  • Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
    by: Colagrande, Luca, et al.
    Published: (2025)
  • Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
    by: Paulin, Gianna, et al.
    Published: (2024)
  • VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
    by: Wipfli, Max, et al.
    Published: (2026)
  • Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
    by: Colagrande, Luca, et al.
    Published: (2025)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs