Copertina

NISTT: A Non-Intrusive SystemC-TLM 2.0 Tracing Tool

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Bosbach, Nils, Jünger, Lukas, Joseph, Jan Moritz, Leupers, Rainer
Natura:	Preprint
Pubblicazione:	2022
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Bridging the Gap: Physical PCI Device Integration Into SystemC-TLM Virtual Platforms
di: Bosbach, Nils, et al.
Pubblicazione: (2025)

Scalable Software Testing in Fast Virtual Platforms: Leveraging SystemC, QEMU and Containerization
di: Jünger, Lukas, et al.
Pubblicazione: (2025)

Introducing Instruction-Accurate Simulators for Performance Estimation of Autotuning Workloads
di: Pelke, Rebecca, et al.
Pubblicazione: (2025)

CLSA-CIM: A Cross-Layer Scheduling Approach for Computing-in-Memory Architectures
di: Pelke, Rebecca, et al.
Pubblicazione: (2024)

High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms
di: Bosbach, Nils, et al.
Pubblicazione: (2025)

Leveraging SystemC-TLM-based Virtual Prototypes for Embedded Software Fuzzing
di: Ghinami, Chiara, et al.
Pubblicazione: (2025)

SystemC Model of Power Side-Channel Attacks Against AI Accelerators: Superstition or not?
di: Nešković, Andrija, et al.
Pubblicazione: (2023)

FMI Meets SystemC: A Framework for Cross-Tool Virtual Prototyping
di: Bosbach, Nils, et al.
Pubblicazione: (2025)

Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
di: Ruotolo, Lorenzo, et al.
Pubblicazione: (2026)

parti-gem5: gem5's Timing Mode Parallelised
di: Cubero-Cascante, José, et al.
Pubblicazione: (2023)

Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
di: Rezunov, Evgenii, et al.
Pubblicazione: (2025)

Comparing Methods for the Cross-Level Verification of SystemC Peripherals with Symbolic Execution
di: Rudkowski, Karl Aaron, et al.
Pubblicazione: (2025)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
di: Perotti, Matteo, et al.
Pubblicazione: (2022)

Minimizing Ray Tracing Memory Traffic through Quantized Structures and Ray Stream Tracing
di: Grauer, Moritz, et al.
Pubblicazione: (2025)

Exploiting the Lock: Leveraging MiG-V's Logic Locking for Secret-Data Extraction
di: Reimann, Lennart M., et al.
Pubblicazione: (2024)

The Impact of Logic Locking on Confidentiality: An Automated Evaluation
di: Reimann, Lennart M., et al.
Pubblicazione: (2025)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
di: Reimann, Lennart M., et al.
Pubblicazione: (2024)

Tools and Methodologies for System-Level Design
di: Bhattacharyya, Shuvra S., et al.
Pubblicazione: (2025)

ViPSN 2.0: A Reconfigurable Battery-free IoT Platform for Vibration Energy Harvesting
di: Li, Xin, et al.
Pubblicazione: (2025)

Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0
di: Bostanci, F. Nisa, et al.
Pubblicazione: (2025)

AraOS: Analyzing the Impact of Virtual Memory Management on Vector Unit Performance
di: Perotti, Matteo, et al.
Pubblicazione: (2025)

Ara2: Exploring Single- and Multi-Core Vector Processing with an Efficient RVV 1.0 Compliant Open-Source Processor
di: Perotti, Matteo, et al.
Pubblicazione: (2023)

NQC2: A Non-Intrusive QEMU Code Coverage Plugin
di: Bosbach, Nils, et al.
Pubblicazione: (2026)

Teardown Analysis of Samsung S20 Exynos 990 SoC
di: Jadoon, Nabeel Ahmad Khan, et al.
Pubblicazione: (2025)

TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
di: Tozlu, Yavuz Selim, et al.
Pubblicazione: (2026)

TRAPTI: Time-Resolved Analysis for SRAM Banking and Power Gating Optimization in Embedded Transformer Inference
di: Klhufek, Jan, et al.
Pubblicazione: (2026)

vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
di: Zelioli, Enrico, et al.
Pubblicazione: (2024)

A 0.5V, 6.2$μ$W, 0.059mm$^{2}$ Sinusoidal Current Generator IC with 0.088% THD for Bio-Impedance Sensing
di: Kim, Kwantae, et al.
Pubblicazione: (2024)

CHIPSIM: A Co-Simulation Framework for Deep Learning on Chiplet-Based Systems
di: Pfromm, Lukas, et al.
Pubblicazione: (2025)

Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
di: Sauter, Phillippe, et al.
Pubblicazione: (2024)

Precomputed 1D-CNNs for Atrial Fibrillation Detection on Tiny Smart Sensor Systems
di: Einhaus, Lukas, et al.
Pubblicazione: (2026)

Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
di: Laghi, Umberto, et al.
Pubblicazione: (2025)

Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield
di: Potocnik, Viviane, et al.
Pubblicazione: (2024)

CiMLoop: A Flexible, Accurate, and Fast Compute-In-Memory Modeling Tool
di: Andrulis, Tanner, et al.
Pubblicazione: (2024)

Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?
di: Sauter, Philippe, et al.
Pubblicazione: (2024)

3D-Carbon: An Analytical Carbon Modeling Tool for 3D and 2.5D Integrated Circuits
di: Zhao, Yujie, et al.
Pubblicazione: (2023)

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
di: Prasad, Arpan Suravi, et al.
Pubblicazione: (2023)

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
di: Scheffler, Paul, et al.
Pubblicazione: (2025)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
di: Hayes, Oran, et al.
Pubblicazione: (2026)

FlooNoC: A 645 Gbps/link 0.15 pJ/B/hop Open-Source NoC with Wide Physical Links and End-to-End AXI4 Parallel Multi-Stream Support
di: Fischer, Tim, et al.
Pubblicazione: (2024)