Copertina

LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Que, Zhiqiang, Fan, Hongxiang, Loo, Marcus, Li, He, Blott, Michaela, Pierini, Maurizio, Tapper, Alexander, Luk, Wayne
Natura:	Preprint
Pubblicazione:	2022
Soggetti:	Hardware Architecture Machine Learning Instrumentation and Detectors
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Low latency optical-based mode tracking with machine learning deployed on FPGAs on a tokamak
di: Wei, Yumou, et al.
Pubblicazione: (2023)

Architectural Solutions for High-Speed Data Processing Demands of CERN LHC Detectors with FPGA and High-Level Synthesis
di: Devadze, Sergei, et al.
Pubblicazione: (2024)

A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement
di: Gomi, Yuibi, et al.
Pubblicazione: (2025)

Delay Time Characterization on FPGA: A Low Nonlinearity, Picosecond Resolution Time-to-Digital Converter on 16-nm FPGA using Bin Sequence Calibration
di: Park, Sunwoo, et al.
Pubblicazione: (2025)

wa-hls4ml: A Benchmark and Surrogate Models for hls4ml Resource and Latency Estimation
di: Hawks, Benjamin, et al.
Pubblicazione: (2025)

Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout
di: Gonski, Julia, et al.
Pubblicazione: (2024)

HEEPidermis: a versatile SoC for BioZ recording
di: Sapriza, Juan, et al.
Pubblicazione: (2025)

JEDI-linear: Fast and Efficient Graph Neural Networks for Jet Tagging on FPGAs
di: Que, Zhiqiang, et al.
Pubblicazione: (2025)

MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration
di: Que, Zhiqiang, et al.
Pubblicazione: (2025)

Hardware acceleration for ultra-fast Neural Network training on FPGA for MRF map reconstruction
di: Ricchi, Mattia, et al.
Pubblicazione: (2025)

VERTECS: A COTS-based payload interface board to enable next generation astronomical imaging payloads
di: Fielding, Ezra, et al.
Pubblicazione: (2024)

HGQ: High Granularity Quantization for Real-time Neural Networks on FPGAs
di: Sun, Chang, et al.
Pubblicazione: (2024)

Optimizing Communication for Latency Sensitive HPC Applications on up to 48 FPGAs Using ACCL
di: Meyer, Marius, et al.
Pubblicazione: (2024)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
di: Rogenmoser, Michael, et al.
Pubblicazione: (2024)

Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
di: Malagon, Daniel, et al.
Pubblicazione: (2024)

Low-Latency FPGA Control System for Real-Time Neural Network Processing in CCD-Based Trapped-Ion Qubit Measurement
di: Lou, Binglei, et al.
Pubblicazione: (2025)

da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs
di: Sun, Chang, et al.
Pubblicazione: (2025)

Accelerating MRI Uncertainty Estimation with Mask-based Bayesian Neural Network
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

Ultrafast jet classification on FPGAs for the HL-LHC
di: Odagiu, Patrick, et al.
Pubblicazione: (2024)

Machine Learning on Heterogeneous, Edge, and Quantum Hardware for Particle Physics (ML-HEQUPP)
di: Gonski, Julia, et al.
Pubblicazione: (2026)

Sub-microsecond Transformers for Jet Tagging on FPGAs
di: Laatu, Lauri, et al.
Pubblicazione: (2025)

Hardware-Aware Neural Dropout Search for Reliable Uncertainty Prediction on FPGA
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

Analysis of Hardware Synthesis Strategies for Machine Learning in Collider Trigger and Data Acquisition
di: Jia, Haoyi, et al.
Pubblicazione: (2024)

Bias Variation Compensation in Perimeter-Gated SPAD TRNGs
di: Sajal, Md Sakibur, et al.
Pubblicazione: (2025)

Fast Jet Tagging with MLP-Mixers on FPGAs
di: Sun, Chang, et al.
Pubblicazione: (2025)

Low Latency GNN Accelerator for Quantum Error Correction
di: Cicero, Alessio, et al.
Pubblicazione: (2026)

Enthuse: Efficient Adaptable High-throughput Streaming Aggregation Engines
di: Papaphilippou, Philippos, et al.
Pubblicazione: (2024)

Towards Tensor Network Models for Low-Latency Jet Tagging on FPGAs
di: Coppi, Alberto, et al.
Pubblicazione: (2026)

SIRA: Scaled-Integer Range Analysis for Optimizing FPGA Dataflow Neural Network Accelerators
di: Umuroglu, Yaman, et al.
Pubblicazione: (2025)

RidgeWalker: Perfectly Pipelined Graph Random Walks on FPGAs
di: Tan, Hongshi, et al.
Pubblicazione: (2026)

GraphMatch: Subgraph Query Processing on FPGAs
di: Dann, Jonas, et al.
Pubblicazione: (2024)

AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance
di: Kang, Seungkwan, et al.
Pubblicazione: (2026)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
di: Manca, Federico, et al.
Pubblicazione: (2024)

A Survey on LUT-based Deep Neural Networks Implemented in FPGAs
di: Guo, Zeyu
Pubblicazione: (2025)

Energy Efficient LSTM Accelerators for Embedded FPGAs through Parameterised Architecture Design
di: Qian, Chao, et al.
Pubblicazione: (2026)

An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery
di: Castelino, Cornell, et al.
Pubblicazione: (2024)

Shedding the Bits: Pushing the Boundaries of Quantization with Minifloats on FPGAs
di: Aggarwal, Shivam, et al.
Pubblicazione: (2023)

Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs
di: Souvatzoglou, Ioanna, et al.
Pubblicazione: (2024)

Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
di: Lee, Jiwoon, et al.
Pubblicazione: (2026)

Leveraging Application-Specific Knowledge for Energy-Efficient Deep Learning Accelerators on Resource-Constrained FPGAs
di: Qian, Chao
Pubblicazione: (2025)