Cover Image

Robust Qubit Mapping Algorithm via Double-Source Optimal Routing on Large Quantum Circuits

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Cheng, Chin-Yi, Yang, Chien-Yi, Kuo, Yi-Hsiang, Wang, Ren-Chu, Cheng, Hao-Chung, Huang, Chung-Yang Ric
Format:	Preprint
Published:	2022
Subjects:	Quantum Physics Hardware Architecture Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
by: Wang, Xiaoke, et al.
Published: (2025)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
by: Chen, Lei, et al.
Published: (2024)

HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits
by: Guo, Xiaorang, et al.
Published: (2023)

Scaling Qubit Mapping and Routing With Position Graph Abstraction and Memoization
by: Russon, Brent, et al.
Published: (2026)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
by: Xie, Yanyue, et al.
Published: (2024)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)

RETENTION: Resource-Efficient Tree-Based Ensemble Model Acceleration with Content-Addressable Memory
by: Liao, Yi-Chun, et al.
Published: (2025)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
by: Lai, Yu-Hong, et al.
Published: (2025)

Learning-driven Physically-aware Large-scale Circuit Gate Sizing
by: Ye, Yuyang, et al.
Published: (2024)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
by: Zhang, Xiameng, et al.
Published: (2026)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
by: Chen, Yibo, et al.
Published: (2025)

A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
by: Miao, Tianci, et al.
Published: (2025)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
by: Kim, Seungmin, et al.
Published: (2026)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
by: Choudhary, Yousuf, et al.
Published: (2026)

Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
by: Pallavi, CH., et al.
Published: (2024)

Variational Quantum Algorithm Landscape Reconstruction by Low-Rank Tensor Completion
by: Hao, Tianyi, et al.
Published: (2024)

High-Performance Data Mapping for BNNs on PCM-based Integrated Photonics
by: Shahroodi, Taha, et al.
Published: (2024)

Architectural and System Implications of CXL-enabled Tiered Memory
by: Yang, Yujie, et al.
Published: (2025)

TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
by: Dong, Ke, et al.
Published: (2026)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
by: Zhang, Jian, et al.
Published: (2024)

H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
by: Yin, Ziang, et al.
Published: (2025)

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
by: Vadlamani, Madhav, et al.
Published: (2026)

SCATTER: Algorithm-Circuit Co-Sparse Photonic Accelerator with Thermal-Tolerant, Power-Efficient In-situ Light Redistribution
by: Yin, Ziang, et al.
Published: (2024)

CQ-CiM: Hardware-Aware Embedding Shaping for Robust CiM-Based Retrieval
by: Li, Xinzhao, et al.
Published: (2026)

Clifford Assisted Optimal Pass Selection for Quantum Transpilation
by: Dangwal, Siddharth, et al.
Published: (2023)

Q-Pilot: Field Programmable Qubit Array Compilation with Flying Ancillas
by: Wang, Hanrui, et al.
Published: (2023)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
by: Chen, Zhiyu, et al.
Published: (2024)

VarSaw: Application-tailored Measurement Error Mitigation for Variational Quantum Algorithms
by: Dangwal, Siddharth, et al.
Published: (2023)

OpenCXD: An Open Real-Device-Guided Hybrid Evaluation Framework for CXL-SSDs
by: Chung, Hyunsun, et al.
Published: (2025)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
by: Wang, Yanjing, et al.
Published: (2024)

C3-VQA: Cryogenic Counter-based Co-processor for Variational Quantum Algorithms
by: Ueno, Yosuke, et al.
Published: (2024)

Investigation of Hardware Architecture Effects on Quantum Algorithm Performance: A Comparative Hardware Study
by: Oralkhan, Askar, et al.
Published: (2026)

Circuit decompositions and scheduling for neutral atom devices with limited local addressability
by: Nottingham, Natalia, et al.
Published: (2023)

Pinball: A Cryogenic Predecoder for Surface Code Decoding Under Circuit-Level Noise
by: Knapen, Alexander, et al.
Published: (2025)

Trace-Based Reconstruction of Quantum Circuit Dataflow in Surface Codes
by: Trochatos, Theodoros, et al.
Published: (2025)

Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
by: Ho, Pin-Han, et al.
Published: (2026)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
by: Parekh, Varun Darshana, et al.
Published: (2025)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
by: Tasnim, Maliha, et al.
Published: (2024)

Everything You Wanted to Know About Consumer Light Management in Smart Energy
by: Mohanty, Prajnyajit, et al.
Published: (2024)

Opportunities and Challenges for 3D Systems and Their Design
by: Emma, Philip, et al.
Published: (2025)