Copertina

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Perotti, Matteo, Cavalcante, Matheus, Wistoff, Nils, Andri, Renzo, Cavigelli, Lukas, Benini, Luca
Natura:	Preprint
Pubblicazione:	2022
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Ara2: Exploring Single- and Multi-Core Vector Processing with an Efficient RVV 1.0 Compliant Open-Source Processor
di: Perotti, Matteo, et al.
Pubblicazione: (2023)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
di: Purayil, Navaneeth Kunhi, et al.
Pubblicazione: (2025)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
di: Perotti, Matteo, et al.
Pubblicazione: (2023)

AraOS: Analyzing the Impact of Virtual Memory Management on Vector Unit Performance
di: Perotti, Matteo, et al.
Pubblicazione: (2025)

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication
di: Perotti, Matteo, et al.
Pubblicazione: (2024)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
di: Perotti, Matteo, et al.
Pubblicazione: (2024)

Stella Nera: A Differentiable Maddness-Based Hardware Accelerator for Efficient Approximate Matrix Multiplication
di: Schönleber, Jannis, et al.
Pubblicazione: (2023)

TROOP: At-the-Roofline Performance for Vector Processors on Low Operational Intensity Workloads
di: Purayil, Navaneeth Kunhi, et al.
Pubblicazione: (2025)

Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
di: Fu, Zexin, et al.
Pubblicazione: (2025)

SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
di: Rogenmoser, Michael, et al.
Pubblicazione: (2024)

vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
di: Zelioli, Enrico, et al.
Pubblicazione: (2024)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
di: Koenig, Cyril, et al.
Pubblicazione: (2025)

VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
di: Wipfli, Max, et al.
Pubblicazione: (2026)

Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
di: McDougall, Ian, et al.
Pubblicazione: (2025)

Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications
di: Cammarata, Danilo, et al.
Pubblicazione: (2025)

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
di: Scheffler, Paul, et al.
Pubblicazione: (2025)

A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
di: Wang, Chuanning, et al.
Pubblicazione: (2024)

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
di: Wang, Weiying, et al.
Pubblicazione: (2026)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
di: Sauter, Philippe, et al.
Pubblicazione: (2026)

Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
di: Paulin, Gianna, et al.
Pubblicazione: (2024)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
di: Vanoni, Axel, et al.
Pubblicazione: (2026)

SPEED: A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
di: Wang, Chuanning, et al.
Pubblicazione: (2024)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
di: Colagrande, Luca, et al.
Pubblicazione: (2026)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Not All Faults Are Equal: Transient-Fault Sensitivity Characterization of an Open-Source RISC-V Vector Cluster
di: Cai, Maoyuan, et al.
Pubblicazione: (2026)

The Art of Beating the Odds with Predictor-Guided Random Design Space Exploration
di: Arnold, Felix, et al.
Pubblicazione: (2025)

Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Large Attention-Based Model Inference on Tile-Based Accelerators
di: Zhang, Chi, et al.
Pubblicazione: (2026)

Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
di: Sauter, Phillippe, et al.
Pubblicazione: (2024)

Work-in-Progress: Real-Time Neural Network Inference on a Custom RISC-V Multicore Vector Processor
di: Kirschner, Maximilian, et al.
Pubblicazione: (2024)

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
di: Rogenmoser, Michael, et al.
Pubblicazione: (2023)

Support Vector Machines Classification on Bendable RISC-V
di: Vergos, Polykarpos, et al.
Pubblicazione: (2025)

Efficient Implementation of RISC-V Vector Permutation Instructions
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
di: Tedeschi, Riccardo, et al.
Pubblicazione: (2025)

CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
di: Reinwardt, Christopher, et al.
Pubblicazione: (2025)

RISC-V V Vector Extension (RVV) with reduced number of vector registers
di: Jacobs, Eino, et al.
Pubblicazione: (2024)