Copertina

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Das, Abhijit, Russo, Enrico, Palesi, Maurizio
Natura:	Preprint
Pubblicazione:	2022
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

CHAOS: Controlled Hardware fAult injectOr System for gem5
di: Vinciguerra, Elio, et al.
Pubblicazione: (2026)

Mapping Space Exploration for Multi-Chiplet Accelerators Targeting LLM Inference Serving Workloads
di: Li, Boyu, et al.
Pubblicazione: (2025)

Towards Fair and Firm Real-Time Scheduling in DNN Multi-Tenant Multi-Accelerator Systems via Reinforcement Learning
di: Russo, Enrico, et al.
Pubblicazione: (2024)

A Data-Driven Approach to Dataflow-Aware Online Scheduling for Graph Neural Network Inference
di: Puigdemont, Pol, et al.
Pubblicazione: (2024)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
di: Kanani, Alish, et al.
Pubblicazione: (2025)

Communication Characterization of AI Workloads for Large-scale Multi-chiplet Accelerators
di: Musavi, Mariam, et al.
Pubblicazione: (2024)

Deep Reinforcement Learning based Online Scheduling Policy for Deep Neural Network Multi-Tenant Multi-Accelerator Systems
di: Blanco, Francesco G., et al.
Pubblicazione: (2024)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
di: Wang, Zhao, et al.
Pubblicazione: (2021)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

Chiplet-Gym: Optimizing Chiplet-based AI Accelerator Design with Reinforcement Learning
di: Mishty, Kaniz, et al.
Pubblicazione: (2024)

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
di: Feng, Yinxiao, et al.
Pubblicazione: (2022)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
di: Xuan, Wei, et al.
Pubblicazione: (2025)

Monad: Towards Cost-effective Specialization for Chiplet-based Spatial Accelerators
di: Hao, Xiaochen, et al.
Pubblicazione: (2023)

Educating for Hardware Specialization in the Chiplet Era: A Path for the HPC Community
di: Yoshii, Kazutomo, et al.
Pubblicazione: (2024)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
di: Qi, Yingjie, et al.
Pubblicazione: (2025)

Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization
di: Krestinskaya, Olga, et al.
Pubblicazione: (2024)

Facial Expression Recognition System Using DNN Accelerator with Multi-threading on FPGA
di: Ando, Takuto, et al.
Pubblicazione: (2025)

MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs
di: Russo, Enrico, et al.
Pubblicazione: (2026)

Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
di: Irabor, Emmanuel, et al.
Pubblicazione: (2025)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
di: Liu, Zizhen, et al.
Pubblicazione: (2026)

SCAR: Scheduling Multi-Model AI Workloads on Heterogeneous Multi-Chiplet Module Accelerators
di: Odema, Mohanad, et al.
Pubblicazione: (2024)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
di: AbouElhamayed, Ahmed F., et al.
Pubblicazione: (2023)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
di: Yu, Zhewen, et al.
Pubblicazione: (2024)

Travel Time Based Task Mapping for NoC-Based DNN Accelerator
di: Chen, Yizhi, et al.
Pubblicazione: (2024)

MFIT: Multi-Fidelity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
di: Pfromm, Lukas, et al.
Pubblicazione: (2024)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
di: Zhang, Kunlong, et al.
Pubblicazione: (2025)

Chiplets on Wheels: Review Paper on Holistic Chiplet Solutions for Autonomous Vehicles
di: Narashiman, Swathi, et al.
Pubblicazione: (2024)

FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
di: Iff, Patrick, et al.
Pubblicazione: (2025)

Taming the Tail: NoI Topology Synthesis for Mixed DL Workloads on Chiplet-Based Accelerators
di: Shukla, Arnav, et al.
Pubblicazione: (2025)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
di: Iff, Patrick, et al.
Pubblicazione: (2023)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
di: Li, Cong, et al.
Pubblicazione: (2026)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
di: Iff, Patrick, et al.
Pubblicazione: (2025)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
di: Chen, Shixin, et al.
Pubblicazione: (2024)

H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
di: Yin, Ziang, et al.
Pubblicazione: (2025)

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads
di: Popovici, Doru Thom, et al.
Pubblicazione: (2025)

CHIPSIM: A Co-Simulation Framework for Deep Learning on Chiplet-Based Systems
di: Pfromm, Lukas, et al.
Pubblicazione: (2025)

DS2SC-Agent: A Multi-Agent Automated Pipeline for Rapid Chiplet Model Generation
di: Wu, Yiwei, et al.
Pubblicazione: (2026)

Designing High-Performance and Thermally Feasible Multi-Chiplet Architectures enabled by Non-bendable Glass Interposer
di: Sharma, Harsh, et al.
Pubblicazione: (2025)

All-rounder: A Flexible AI Accelerator with Diverse Data Format Support and Morphable Structure for Multi-DNN Processing
di: Noh, Seock-Hwan, et al.
Pubblicazione: (2023)

PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
di: Chong, Yue Jiet, et al.
Pubblicazione: (2025)