A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Yin, Guodong, Zhou, Mufeng, Chen, Yiming, Tang, Wenjun, Yang, Zekun, Lee, Mingyen, Du, Xirui, Yue, Jinshan, Liu, Jiaxin, Yang, Huazhong, Liu, Yongpan, Li, Xueqing
Format:	Preprint
Published:	2022
Subjects:	Hardware Architecture Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2212.04320