A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface

Documenti analoghi

• A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
  di: Yang, Junyi, et al.
  Pubblicazione: (2025)
• Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
  di: Malagon, Daniel, et al.
  Pubblicazione: (2024)
• A 28nm 1.80Mb/mm2 Digital/Analog Hybrid SRAM-CIM Macro Using 2D-Weighted Capacitor Array for Complex Number Mac Operations
  di: Konno, Shota, et al.
  Pubblicazione: (2025)
• A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
  di: Torrens, Gabriel, et al.
  Pubblicazione: (2024)
• Enhancing Memory Efficiency in Large Language Model Training Through Chronos-aware Pipeline Parallelism
  di: Lin, Xinyuan, et al.
  Pubblicazione: (2025)