Copertina

A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/$^\circ$C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Lefebvre, Martin, Flandre, Denis, Bol, David
Natura:	Preprint
Pubblicazione:	2023
Soggetti:	Hardware Architecture B.7.0
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

A 2.5-nA Area-Efficient Temperature-Independent 176-/82-ppm/°C CMOS-Only Current Reference in 0.11-$μ$m Bulk and 22-nm FD-SOI
di: Lefebvre, Martin, et al.
Pubblicazione: (2024)

A nA-Range Area-Efficient Sub-100-ppm/°C Peaking Current Reference Using Forward Body Biasing in 0.11-$μ$m Bulk and 22-nm FD-SOI
di: Lefebvre, Martin, et al.
Pubblicazione: (2024)

MANTIS: A Mixed-Signal Near-Sensor Convolutional Imager SoC Using Charge-Domain 4b-Weighted 5-to-84-TOPS/W MAC Operations for Feature Extraction and Region-of-Interest Detection
di: Lefebvre, Martin, et al.
Pubblicazione: (2024)

IMAGINE: An 8-to-1b 22nm FD-SOI Compute-In-Memory CNN Accelerator With an End-to-End Analog Charge-Based 0.15-8POPS/W Macro Featuring Distribution-Aware Data Reshaping
di: Kneip, Adrian, et al.
Pubblicazione: (2024)

On the Excitability of Ultra-Low-Power CMOS Analog Spiking Neurons
di: Van Brandt, Léopold, et al.
Pubblicazione: (2025)

A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
di: Torrens, Gabriel, et al.
Pubblicazione: (2024)

Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout
di: Gonski, Julia, et al.
Pubblicazione: (2024)

A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
di: Yang, Junyi, et al.
Pubblicazione: (2025)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Variability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells
di: Van Brandt, Léopold, et al.
Pubblicazione: (2024)

Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
di: Malagon, Daniel, et al.
Pubblicazione: (2024)

A Jammer-Resilient 2.87 mm$^2$ 1.28 MS/s 310 mW Multi-Antenna Synchronization ASIC in 65 nm
di: Arquint, Flurin, et al.
Pubblicazione: (2025)

2T1R Regulated Memristor Conductance Control Array Architecture for Neuromorphic Computing using 28nm CMOS Technology
di: Kuriakose, Neethu, et al.
Pubblicazione: (2025)

An All-digital 8.6-nJ/Frame 65-nm Tsetlin Machine Image Classification Accelerator
di: Tunheim, Svein Anders, et al.
Pubblicazione: (2025)

Fast-Locking and High-Resolution Mixed-Mode DLL with Binary Search and Clock Failure Detection for Wide Frequency Ranges in 3-nm FinFET CMOS
di: Wainstein, Nicolás, et al.
Pubblicazione: (2025)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
di: Sauter, Philippe, et al.
Pubblicazione: (2025)

Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode
di: Van Brandt, Léopold, et al.
Pubblicazione: (2024)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
di: Mattar, Jeries, et al.
Pubblicazione: (2025)

Enhanced LPDDR4X PHY in 12 nm FinFET
di: Feldmann, Johannes, et al.
Pubblicazione: (2025)

A RISC-V MCU with adaptive reverse body bias and ultra-low-power retention mode in 22 nm FD-SOI
di: Bauer, Heiner, et al.
Pubblicazione: (2023)

CBM-Dual: A 65-nm Fully Connected Chaotic Boltzmann Machine Processor for Dual Function Simulated Annealing and Reservoir Computing
di: Yoshioka, Kanta, et al.
Pubblicazione: (2026)

PiC-BNN: A 128-kbit 65 nm Processing-in-CAM-Based End-to-End Binary Neural Network Accelerator
di: Harary, Yuval, et al.
Pubblicazione: (2026)

Silicon Spin Qubit Control and Readout Circuits in 22nm FDSOI CMOS
di: Severino, Raffaele R., et al.
Pubblicazione: (2024)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
di: Rogenmoser, Michael, et al.
Pubblicazione: (2023)

A 16 nm 1.60TOPS/W High Utilization DNN Accelerator with 3D Spatial Data Reuse and Efficient Shared Memory Access
di: Yi, Xiaoling, et al.
Pubblicazione: (2026)

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
di: Prasad, Arpan Suravi, et al.
Pubblicazione: (2023)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
di: Narla, Siri, et al.
Pubblicazione: (2025)

Large-scale characterization of Single-Hole Transistors in 22-nm FDSOI CMOS Technology
di: Swift, Thomas H., et al.
Pubblicazione: (2025)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
di: Nair, Harideep, et al.
Pubblicazione: (2024)

A 28nm 1.80Mb/mm2 Digital/Analog Hybrid SRAM-CIM Macro Using 2D-Weighted Capacitor Array for Complex Number Mac Operations
di: Konno, Shota, et al.
Pubblicazione: (2025)

Scalable 28nm IC implementation of coupled oscillator network featuring tunable topology and complexity
di: Neyaz, S. Y., et al.
Pubblicazione: (2025)

SPICEMixer - Netlist-Level Circuit Evolution
di: Uhlich, Stefan, et al.
Pubblicazione: (2025)

A Compact TIA in 22nm FDSOI CMOS for Qubit Readout in Monolithic Quantum Processors
di: Zito, Domenico, et al.
Pubblicazione: (2023)

A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface
di: Yin, Guodong, et al.
Pubblicazione: (2022)

A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement
di: Gomi, Yuibi, et al.
Pubblicazione: (2025)

Efficient CMOS Invertible Logic Using Stochastic Computing
di: Smithson, Sean C., et al.
Pubblicazione: (2026)

A 64-Spin All-to-All CMOS Ising Machine with Landscape Perturbation Achieving 2.28 nJ/Edge-Bit Energy-to-Solution
di: Salim, Ahmet Yusuf, et al.
Pubblicazione: (2026)

FSL-HDnn: A 40 nm Few-shot On-Device Learning Accelerator with Integrated Feature Extraction and Hyperdimensional Computing
di: Xu, Weihong, et al.
Pubblicazione: (2025)

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
di: Scheffler, Paul, et al.
Pubblicazione: (2025)

DeltaKWS: A 65nm 36nJ/Decision Bio-inspired Temporal-Sparsity-Aware Digital Keyword Spotting IC with 0.6V Near-Threshold SRAM
di: Chen, Qinyu, et al.
Pubblicazione: (2024)