Cover Image

Design for Trust utilizing Rareness Reduction

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Jayasena, Aruna, Mishra, Prabhat
Format:	Preprint
Published:	2023
Subjects:	Cryptography and Security Hardware Architecture Logic in Computer Science
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
by: Liu, Yuntao, et al.
Published: (2023)

From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation
by: Mashnoor, Nowfel, et al.
Published: (2026)

Formal Verification of Secure Encrypted Virtualization
by: Weerasena, Hansika, et al.
Published: (2026)

Breaking On-Chip Communication Anonymity using Flow Correlation Attacks
by: Weerasena, Hansika, et al.
Published: (2023)

Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators
by: Weerasena, Hansika, et al.
Published: (2023)

Secure Multi-Path Routing with All-or-Nothing Transform for Network-on-Chip Architectures
by: Weerasena, Hansika, et al.
Published: (2026)

The Quest to Build Trust Earlier in Digital Design
by: Tan, Benjamin
Published: (2024)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
by: Chakraborty, Anirban, et al.
Published: (2023)

The Road to Trust: Building Enclaves within Confidential VMs
by: Wang, Wenhao, et al.
Published: (2024)

Sequence-Based Incremental Concolic Testing of RTL Models
by: Witharana, Hasini, et al.
Published: (2023)

TitanCFI: Toward Enforcing Control-Flow Integrity in the Root-of-Trust
by: Parisi, Emanuele, et al.
Published: (2024)

SecScale: A Scalable and Secure Trusted Execution Environment for Servers
by: Sunny, Ani, et al.
Published: (2024)

Modern Hardware Security: A Review of Attacks and Countermeasures
by: Mishra, Jyotiprakash, et al.
Published: (2025)

Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
by: Baidya, Paresh, et al.
Published: (2025)

LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
by: Wang, Zeng, et al.
Published: (2024)

Security Properties for Open-Source Hardware Designs
by: Rogers, Jayden, et al.
Published: (2024)

Automated Physical Design Watermarking Leveraging Graph Neural Networks
by: Zhang, Ruisi, et al.
Published: (2024)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
by: Fu, Bo, et al.
Published: (2025)

Design high-confidence computers using trusted instructional set architecture and emulators
by: Wang, Shuangbao Paul
Published: (2025)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
by: Ye, Haojie, et al.
Published: (2024)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
by: Sheikh, Ahmad T., et al.
Published: (2024)

@NTT: Algorithm-Targeted NTT hardware acceleration via Design-Time Constant Optimization
by: Nabeel, Mohammed, et al.
Published: (2026)

ICMarks: A Robust Watermarking Framework for Integrated Circuit Physical Design IP Protection
by: Zhang, Ruisi, et al.
Published: (2024)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
by: Ku, Jonathan, et al.
Published: (2024)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
by: Reimann, Lennart M., et al.
Published: (2024)

ALLMod: Exploring $\underline{\mathbf{A}}$rea-Efficiency of $\underline{\mathbf{L}}$UT-based $\underline{\mathbf{L}}$arge Number $\underline{\mathbf{Mod}}$ular Reduction via Hybrid Workloads
by: Liu, Fangxin, et al.
Published: (2025)

Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures
by: Halder, Dipal
Published: (2023)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
by: Imtiaz, Sharjeel, et al.
Published: (2025)

eFPE: Design, Implementation, and Evaluation of a Lightweight Format-Preserving Encryption Algorithm for Embedded Systems
by: Hegde, Nishant Vasantkumar, et al.
Published: (2025)

Do Not Trust Power Management: A Survey on Internal Energy-based Attacks Circumventing Trusted Execution Environments Security Properties
by: Gonidec, Gwenn Le, et al.
Published: (2024)

Quantum Operating System Support for Quantum Trusted Execution Environments
by: Trochatos, Theodoros, et al.
Published: (2024)

Okapi: Efficiently Safeguarding Speculative Data Accesses in Sandboxed Environments
by: Schmitz, Philipp, et al.
Published: (2023)

GME: GPU-based Microarchitectural Extensions to Accelerate Homomorphic Encryption
by: Shivdikar, Kaustubh, et al.
Published: (2023)

BackCache: Mitigating Contention-Based Cache Timing Attacks by Hiding Cache Line Evictions
by: Wang, Quancheng, et al.
Published: (2023)

Random and Safe Cache Architecture to Defeat Cache Timing Attacks
by: Hu, Guangyuan, et al.
Published: (2023)

ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation
by: Olgun, Ataberk, et al.
Published: (2023)

Citadel: Simple Spectre-Safe Isolation For Real-World Programs That Share Memory
by: Drean, Jules, et al.
Published: (2023)

CiFHER: A Chiplet-Based FHE Accelerator with a Resizable Structure
by: Kim, Sangpyo, et al.
Published: (2023)

DSAC: Low-Cost RowHammer Mitigation Using In-DRAM Stochastic and Approximate Counting Algorithm
by: Hong, Seungki, et al.
Published: (2023)

PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption
by: Tan, Weihang, et al.
Published: (2023)