Novel Efficient Scalable QCA XOR and Full Adder Designs
Fuente:
arXiv
Salvato in:
| Autori principali: | , , |
|---|---|
| Natura: | Preprint |
| Pubblicazione: |
2023
|
| Soggetti: | |
| Accesso online: | |
| Tags: |
Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
| _version_ | 1866929646625357824 |
|---|---|
| author | Safaiezadeh, Behrouz Haghparast, Majid Kettunen, Lauri |
| author_facet | Safaiezadeh, Behrouz Haghparast, Majid Kettunen, Lauri |
| contents | Circuit design based on Quantum-dots Cellular Automata technology offers power-efficiency and nano-size circuits. It is an attractive alternative to CMOS technology. The XOR gate is a widely used building element in arithmetic circuits. An efficient XOR gate in QCA computational circuits can significantly improve efficiency. This paper proposes two different approaches for designing 3-input QCA XOR gates with 10 and 8 cells. They require two clock phases to create output. They have efficient and scalable structures. To demonstrate the functionality of these structures, we design QCA full adders using the suggested gates and compare the results with existing designs. The proposed QCA full adder has only 12 cells and is the best compared to all the existing counterparts. We simulated and verified the proposed structures. We proved the functionality of the proposed QCA full adder and the suggested QCA XOR structures. Additionally, QCAPro is used to estimate the energy dissipation of the proposed XOR and Full-adder. The results demonstrated that the proposed designs have the desired performance based on the number of cells, occupied area, and latency. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2302_13946 |
| institution | arXiv |
| publishDate | 2023 |
| record_format | arxiv |
| spellingShingle | Novel Efficient Scalable QCA XOR and Full Adder Designs Safaiezadeh, Behrouz Haghparast, Majid Kettunen, Lauri Emerging Technologies Hardware Architecture Circuit design based on Quantum-dots Cellular Automata technology offers power-efficiency and nano-size circuits. It is an attractive alternative to CMOS technology. The XOR gate is a widely used building element in arithmetic circuits. An efficient XOR gate in QCA computational circuits can significantly improve efficiency. This paper proposes two different approaches for designing 3-input QCA XOR gates with 10 and 8 cells. They require two clock phases to create output. They have efficient and scalable structures. To demonstrate the functionality of these structures, we design QCA full adders using the suggested gates and compare the results with existing designs. The proposed QCA full adder has only 12 cells and is the best compared to all the existing counterparts. We simulated and verified the proposed structures. We proved the functionality of the proposed QCA full adder and the suggested QCA XOR structures. Additionally, QCAPro is used to estimate the energy dissipation of the proposed XOR and Full-adder. The results demonstrated that the proposed designs have the desired performance based on the number of cells, occupied area, and latency. |
| title | Novel Efficient Scalable QCA XOR and Full Adder Designs |
| topic | Emerging Technologies Hardware Architecture |
| url | https://arxiv.org/abs/2302.13946 |