Imagen de Portada

CXLMemSim: A pure software simulated CXL.mem for performance characterization

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Yang, Yiwei, Zhao, Brian, Zheng, Yusheng, Safayenikoo, Pooneh, Khan, Tanvir Ahmed, Quinn, Andi
Formato:	Preprint
Publicado:	2023
Materias:	Performance Hardware Architecture Operating Systems
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Putting the Context back into Memory
por: Roberts, David A.
Publicado: (2025)

A Limits Study of Memory-side Tiering Telemetry
por: Petrucci, Vinicius, et al.
Publicado: (2025)

CounterPoint: Using Hardware Event Counters to Refute and Refine Microarchitectural Assumptions (Extended Version)
por: Lindsay, Nick, et al.
Publicado: (2026)

The Hitchhiker's Guide to Programming and Optimizing Cache Coherent Heterogeneous Systems: CXL, NVLink-C2C, and AMD Infinity Fabric
por: Wang, Zixuan, et al.
Publicado: (2024)

Understanding and Enhancing Linux Kernel-based Packet Switching on WiFi Access Points
por: Zhang, Shiqi, et al.
Publicado: (2024)

An Introduction to the Compute Express Link (CXL) Interconnect
por: Sharma, Debendra Das, et al.
Publicado: (2023)

CXL-Interference: Analysis and Characterization in Modern Computer Systems
por: Mao, Shunyu, et al.
Publicado: (2024)

ASC-Hook: fast and transparent system call hook for Arm
por: Shen, Yang, et al.
Publicado: (2024)

A TRRIP Down Memory Lane: Temperature-Based Re-Reference Interval Prediction For Instruction Caching
por: Kao, Henry, et al.
Publicado: (2025)

Exploiting Control-flow Enforcement Technology for Sound and Precise Static Binary Disassembly
por: Zhao, Brian, et al.
Publicado: (2025)

SCALE-Sim TPU: Validating and Extending SCALE-Sim for TPUs
por: Dang, Jingtian, et al.
Publicado: (2026)

SCALE-Sim v3: A modular cycle-accurate systolic accelerator simulator for end-to-end system analysis
por: Raj, Ritik, et al.
Publicado: (2025)

Random Adaptive Cache Placement Policy
por: Ahire, Vrushank, et al.
Publicado: (2025)

Simulation-Driven Evaluation of Chiplet-Based Architectures Using VisualSim
por: Ali, Wajid, et al.
Publicado: (2025)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
por: Sarkar, Rishov, et al.
Publicado: (2025)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
por: Sarkar, Rishov, et al.
Publicado: (2024)

OpenCXD: An Open Real-Device-Guided Hybrid Evaluation Framework for CXL-SSDs
por: Chung, Hyunsun, et al.
Publicado: (2025)

Ultra Ethernet's Design Principles and Architectural Innovations
por: Hoefler, Torsten, et al.
Publicado: (2025)

Accelerator-as-a-Service in Public Clouds: An Intra-Host Traffic Management View for Performance Isolation in the Wild
por: Zhao, Jiechen, et al.
Publicado: (2024)

Enhancing software-hardware co-design for HEP by low-overhead profiling of single- and multi-threaded programs on diverse architectures with Adaptyst
por: Graczyk, Maksymilian, et al.
Publicado: (2025)

GeneTEK: Low-power, high-performance and scalable FPGA architecture for exact unit-cost edit distance
por: Espinosa, Elena, et al.
Publicado: (2025)

Exploring and Evaluating Real-world CXL: Use Cases and System Adoption
por: Wang, Xi, et al.
Publicado: (2024)

Dynamic Voltage and Frequency Scaling for Intermittent Computing
por: Maioli, Andrea, et al.
Publicado: (2024)

ChatNeuroSim: An LLM Agent Framework for Automated Compute-in-Memory Accelerator Deployment and Optimization
por: Lee, Ming-Yen, et al.
Publicado: (2026)

A Per-Access Upper Bound for Shared-Resource Interference in Direct-Mapped Multicore Architectures
por: Pedroni, Felipe T.
Publicado: (2026)

HetGPU: The pursuit of making binary compatibility towards GPUs
por: Yang, Yiwei, et al.
Publicado: (2025)

Heterogeneous Memory Benchmarking Toolkit
por: Ghaemi, Golsana, et al.
Publicado: (2025)

Enhancing Instruction Prefetching via Cache and TLB Management
por: Jamet, Alexandre Valentin, et al.
Publicado: (2026)

ETM2: Empowering Traditional Memory Bandwidth Regulation using ETM
por: Zuepke, Alexander, et al.
Publicado: (2026)

Towards CPU Performance Prediction: New Challenge Benchmark Dataset and Novel Approach
por: Liu, Xiaoman
Publicado: (2024)

Adaptive Cache Pollution Control for Large Language Model Inference Workloads Using Temporal CNN-Based Prediction and Priority-Aware Replacement
por: Liu, Songze, et al.
Publicado: (2025)

Recurrent CircuitSAT Sampling for Sequential Circuits
por: Ardakani, Arash, et al.
Publicado: (2025)

Introducing the Arm-membench Throughput Benchmark
por: Burth, Cyrill, et al.
Publicado: (2025)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
por: Li, Ruihao, et al.
Publicado: (2026)

Single 32-bit Sub-Channel DDR5 DIMMs: Architecture, Performance Bounds, and Standardisation
por: Ke, Chih-Hua
Publicado: (2026)

Regular-Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures
por: Anik, Shafayat Mowla, et al.
Publicado: (2026)

Makinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs
por: Perdomo, Elias, et al.
Publicado: (2024)

AI Load Dynamics--A Power Electronics Perspective
por: Li, Yuzhuo, et al.
Publicado: (2025)

SAHM: State-Aware Heterogeneous Multicore for Single-Thread Performance
por: Wadle, Shayne, et al.
Publicado: (2025)

ONNXim: A Fast, Cycle-level Multi-core NPU Simulator
por: Ham, Hyungkyu, et al.
Publicado: (2024)