Low-Complexity Memoryless Linearizer for Analog-to-Digital Interfaces

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Linares, Deijany Rodriguez, Johansson, Håkan
Format: Preprint
Published: 2023
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866915501076119552
author Linares, Deijany Rodriguez
Johansson, Håkan
author_facet Linares, Deijany Rodriguez
Johansson, Håkan
contents This paper introduces a low-complexity memoryless linearizer for suppression of distortion in analog-to-digital interfaces. It is inspired by neural networks, but has a substantially lower complexity than the neural-network schemes that have appeared earlier in the literature in this context. The paper demonstrates that the proposed linearizer can outperform the conventional parallel memoryless Hammerstein linearizer even when the nonlinearities have been generated through a memoryless polynomial model. Further, a design procedure is proposed in which the linearizer parameters are obtained through matrix inversion. Thereby, the costly and time consuming numerical optimization that is traditionally used when training neural networks is eliminated. Moreover, the design and evaluation incorporate a large set of multi-tone signals covering the first Nyquist band. Simulations show signal-to-noise-and-distortion ratio (SNDR) improvements of some 25 dB for multi-tone signals that correspond to the quadrature parts of OFDM signals with QPSK modulation.
format Preprint
id arxiv_https___arxiv_org_abs_2304_05849
institution arXiv
publishDate 2023
record_format arxiv
spellingShingle Low-Complexity Memoryless Linearizer for Analog-to-Digital Interfaces
Linares, Deijany Rodriguez
Johansson, Håkan
Signal Processing
This paper introduces a low-complexity memoryless linearizer for suppression of distortion in analog-to-digital interfaces. It is inspired by neural networks, but has a substantially lower complexity than the neural-network schemes that have appeared earlier in the literature in this context. The paper demonstrates that the proposed linearizer can outperform the conventional parallel memoryless Hammerstein linearizer even when the nonlinearities have been generated through a memoryless polynomial model. Further, a design procedure is proposed in which the linearizer parameters are obtained through matrix inversion. Thereby, the costly and time consuming numerical optimization that is traditionally used when training neural networks is eliminated. Moreover, the design and evaluation incorporate a large set of multi-tone signals covering the first Nyquist band. Simulations show signal-to-noise-and-distortion ratio (SNDR) improvements of some 25 dB for multi-tone signals that correspond to the quadrature parts of OFDM signals with QPSK modulation.
title Low-Complexity Memoryless Linearizer for Analog-to-Digital Interfaces
topic Signal Processing
url https://arxiv.org/abs/2304.05849