Copertina

SALSA: Simulated Annealing based Loop-Ordering Scheduler for DNN Accelerators

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Jung, Victor J. B., Symons, Arne, Mei, Linyan, Verhelst, Marian, Benini, Luca
Natura:	Preprint
Pubblicazione:	2023
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

DeFiNES: Enabling Fast Exploration of the Depth-first Scheduling Space for DNN Accelerators through Analytical Modeling
di: Mei, Linyan, et al.
Pubblicazione: (2022)

Stream: Design Space Exploration of Layer-Fused DNNs on Heterogeneous Dataflow Accelerators
di: Symons, Arne, et al.
Pubblicazione: (2022)

Optimizing Layer-Fused Scheduling of Transformer Networks on Multi-accelerator Platforms
di: Colleman, Steven, et al.
Pubblicazione: (2024)

Fine-Grained Fusion: The Missing Piece in Area-Efficient State Space Model Acceleration
di: Geens, Robin, et al.
Pubblicazione: (2025)

Anda: Unlocking Efficient LLM Inference with a Variable-Length Grouped Activation Data Format
di: Fang, Chao, et al.
Pubblicazione: (2024)

How to keep pushing ML accelerator performance? Know your rooflines!
di: Verhelst, Marian, et al.
Pubblicazione: (2025)

An Open-Source HW-SW Co-Development Framework Enabling Efficient Multi-Accelerator Systems
di: Antonio, Ryan Albert, et al.
Pubblicazione: (2025)

OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISC-V Control and Tight Memory Coupling
di: Yi, Xiaoling, et al.
Pubblicazione: (2024)

MC$^2$A: Enabling Algorithm-Hardware Co-Design for Efficient Markov Chain Monte Carlo Acceleration
di: Zhao, Shirui, et al.
Pubblicazione: (2025)

Carbon-Efficient 3D DNN Acceleration: Optimizing Performance and Sustainability
di: Panteleaki, Aikaterini Maria, et al.
Pubblicazione: (2025)

TSB: Tiny Shared Block for Efficient DNN Deployment on NVCIM Accelerators
di: Qin, Yifan, et al.
Pubblicazione: (2024)

Hardware-Algorithm Co-Optimization of Early-Exit Neural Networks for Multi-Core Edge Accelerators
di: Zniber, Alaa, et al.
Pubblicazione: (2025)

Panacea: Novel DNN Accelerator using Accuracy-Preserving Asymmetric Quantization and Energy-Saving Bit-Slice Sparsity
di: Kam, Dongyun, et al.
Pubblicazione: (2024)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
di: Tain, Benoit, et al.
Pubblicazione: (2025)

Mirage: An RNS-Based Photonic Accelerator for DNN Training
di: Demirkiran, Cansu, et al.
Pubblicazione: (2023)

'1'-bit Count-based Sorting Unit to Reduce Link Power in DNN Accelerators
di: Han, Ruichi, et al.
Pubblicazione: (2026)

A 16 nm 1.60TOPS/W High Utilization DNN Accelerator with 3D Spatial Data Reuse and Efficient Shared Memory Access
di: Yi, Xiaoling, et al.
Pubblicazione: (2026)

A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
di: Curzel, Serena, et al.
Pubblicazione: (2023)

MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator
di: Wang, Cong, et al.
Pubblicazione: (2024)

HYPERHEURIST: A Simulated Annealing-Based Control Framework for LLM-Driven Code Generation in Optimized Hardware Design
di: Ahir, Shiva, et al.
Pubblicazione: (2026)

Hardware-Centric Analysis of DeepSeek's Multi-Head Latent Attention
di: Geens, Robin, et al.
Pubblicazione: (2025)

Enabling Efficient Hardware Acceleration of Hybrid Vision Transformer (ViT) Networks at the Edge
di: Dumoulin, Joren, et al.
Pubblicazione: (2025)

Bit Transition Reduction by Data Transmission Ordering in NoC-based DNN Accelerator
di: Chen, Yizhi, et al.
Pubblicazione: (2025)

Hardware Generation and Exploration of Lookup Table-Based Accelerators for 1.58-bit LLM Inference
di: Geens, Robin, et al.
Pubblicazione: (2026)

A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
di: Valente, Luca, et al.
Pubblicazione: (2024)

GAVINA: flexible aggressive undervolting for bit-serial mixed-precision DNN acceleration
di: Fornt, Jordi, et al.
Pubblicazione: (2025)

NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators
di: Qin, Yifan, et al.
Pubblicazione: (2023)

RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing
di: Kim, Won Hyeok, et al.
Pubblicazione: (2024)

CiMNet: Towards Joint Optimization for DNN Architecture and Configuration for Compute-In-Memory Hardware
di: Kundu, Souvik, et al.
Pubblicazione: (2024)

Expert Streaming: Accelerating Low-Batch MoE Inference via Multi-chiplet Architecture and Dynamic Expert Trajectory Scheduling
di: Ma, Songchen, et al.
Pubblicazione: (2026)

StoX-Net: Stochastic Processing of Partial Sums for Efficient In-Memory Computing DNN Accelerators
di: Rogers, Ethan G, et al.
Pubblicazione: (2024)

Dynamic Co-Optimization Compiler: Leveraging Multi-Agent Reinforcement Learning for Enhanced DNN Accelerator Performance
di: Fayyazi, Arya, et al.
Pubblicazione: (2024)

FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators
di: Jia, Shuao, et al.
Pubblicazione: (2025)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
di: Müller, Mika Markus, et al.
Pubblicazione: (2024)

ROMA: a Read-Only-Memory-based Accelerator for QLoRA-based On-Device LLM
di: Wang, Wenqiang, et al.
Pubblicazione: (2025)

Accelerating MRI Uncertainty Estimation with Mask-based Bayesian Neural Network
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

SWAT: Scalable and Efficient Window Attention-based Transformers Acceleration on FPGAs
di: Bai, Zhenyu, et al.
Pubblicazione: (2024)