Copertina

ChipGPT: How far are we from natural language hardware design

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Chang, Kaiyan, Wang, Ying, Ren, Haimeng, Wang, Mengdi, Liang, Shengwen, Han, Yinhe, Li, Huawei, Li, Xiaowei
Natura:	Preprint
Pubblicazione:	2023
Soggetti:	Artificial Intelligence Hardware Architecture Programming Languages
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

LLMulator: Generalizable Cost Modeling for Dataflow Accelerators with Input-Adaptive Control Flow
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation
di: Chang, Kaiyan, et al.
Pubblicazione: (2024)

Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework
di: Chang, Kaiyan, et al.
Pubblicazione: (2024)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

From Buffers to Registers: Unlocking Fine-Grained FlashAttention with Hybrid-Bonded 3D NPU Co-Design
di: Yu, Jinxin, et al.
Pubblicazione: (2026)

COMET: Towards Partical W4A4KV4 LLMs Serving
di: Liu, Lian, et al.
Pubblicazione: (2024)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
di: Liu, Lian, et al.
Pubblicazione: (2025)

A System Architecture for Low Latency Multiprogramming Quantum Computing
di: Zhao, Yilun, et al.
Pubblicazione: (2026)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
di: Zhang, Xinmiao, et al.
Pubblicazione: (2024)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
di: Zhao, Shixin, et al.
Pubblicazione: (2025)

Large Processor Chip Model
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits
di: Chen, Yu, et al.
Pubblicazione: (2025)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
di: Liu, Yiqi, et al.
Pubblicazione: (2026)

HLSPilot: LLM-based High-Level Synthesis
di: Xiong, Chenwei, et al.
Pubblicazione: (2024)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
di: Liu, Zizhen, et al.
Pubblicazione: (2026)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
di: Zhang, Chenguang, et al.
Pubblicazione: (2024)

ApproxPilot: A GNN-based Accelerator Approximation Framework
di: Zhang, Qing, et al.
Pubblicazione: (2024)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
di: Sun, Xiaotian, et al.
Pubblicazione: (2024)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
di: Li, Wanqian, et al.
Pubblicazione: (2024)

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
di: Wang, Xinyu, et al.
Pubblicazione: (2024)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
di: Jhonsa, Jinesh, et al.
Pubblicazione: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

PAM: Processing Across Memory Hierarchy for Efficient KV-centric LLM Serving System
di: Liu, Lian, et al.
Pubblicazione: (2026)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
di: Cai, Siyang, et al.
Pubblicazione: (2026)

SigDLA: A Deep Learning Accelerator Extension for Signal Processing
di: Fu, Fangfa, et al.
Pubblicazione: (2024)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

DeepAssert: An LLM-Aided Verification Framework with Fine-Grained Assertion Generation for Modules with Extracted Module Specifications
di: Wang, Yonghao, et al.
Pubblicazione: (2025)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
di: Jiang, Zesong, et al.
Pubblicazione: (2024)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
di: Dang, Peng, et al.
Pubblicazione: (2024)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
di: Tsai, Pei-Huan, et al.
Pubblicazione: (2026)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
di: Zhu, Jingchen, et al.
Pubblicazione: (2024)

Towards Efficient and Accurate Detection of On-Chip Fail-Slow Failures for Many-Core Accelerators
di: Wu, Junchi, et al.
Pubblicazione: (2025)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
di: Zhou, Wenyong, et al.
Pubblicazione: (2025)

Enhancing software-hardware co-design for HEP by low-overhead profiling of single- and multi-threaded programs on diverse architectures with Adaptyst
di: Graczyk, Maksymilian, et al.
Pubblicazione: (2025)

SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
di: Wang, Peipei, et al.
Pubblicazione: (2025)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
di: Fang, Wenji, et al.
Pubblicazione: (2025)