ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation

Documenti analoghi

• ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package
  di: Ottaviano, Alessandro, et al.
  Pubblicazione: (2024)
• SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
  di: Rogenmoser, Michael, et al.
  Pubblicazione: (2024)
• Co-designing a Programmable RISC-V Accelerator for MPC-based Energy and Thermal Management of Many-Core HPC Processors
  di: Ottaviano, Alessandro, et al.
  Pubblicazione: (2025)
• PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors
  di: Ottaviano, Alessandro, et al.
  Pubblicazione: (2023)
• CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
  di: Reinwardt, Christopher, et al.
  Pubblicazione: (2025)