Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Zhang, Shichang, Sohrabizadeh, Atefeh, Wan, Cheng, Huang, Zijie, Hu, Ziniu, Wang, Yewen, Yingyan, Lin, Cong, Jason, Sun, Yizhou
Format: Preprint
Published: 2023
Subjects:
Machine Learning
Hardware Architecture
Distributed, Parallel, and Cluster Computing
Online Access:https://arxiv.org/abs/2306.14052
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View

Internet

https://arxiv.org/abs/2306.14052

Similar Items

  • TAPA-CS: Enabling Scalable Accelerator Design on Distributed HBM-FPGAs
    by: Prakriya, Neha, et al.
    Published: (2023)
  • DP-HLS: A High-Level Synthesis Framework for Accelerating Dynamic Programming Algorithms in Bioinformatics
    by: Cao, Yingqi, et al.
    Published: (2024)
  • Workload-Aware Hardware Accelerator Mining for Distributed Deep Learning Training
    by: Adnan, Muhammad, et al.
    Published: (2024)
  • An Evaluation and Comparison of GPU Hardware and Solver Libraries for Accelerating the OPM Flow Reservoir Simulator
    by: Qiu, Tong Dong, et al.
    Published: (2023)
  • CCSS: Hardware-Accelerated RTL Simulation with Fast Combinational Logic Computing and Sequential Logic Synchronization
    by: Feng, Weigang, et al.
    Published: (2025)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs