A Survey on Graph Neural Network Acceleration: Algorithms, Systems, and Customized Hardware

Documenti analoghi

• TAPA-CS: Enabling Scalable Accelerator Design on Distributed HBM-FPGAs
  di: Prakriya, Neha, et al.
  Pubblicazione: (2023)
• DP-HLS: A High-Level Synthesis Framework for Accelerating Dynamic Programming Algorithms in Bioinformatics
  di: Cao, Yingqi, et al.
  Pubblicazione: (2024)
• Workload-Aware Hardware Accelerator Mining for Distributed Deep Learning Training
  di: Adnan, Muhammad, et al.
  Pubblicazione: (2024)
• An Evaluation and Comparison of GPU Hardware and Solver Libraries for Accelerating the OPM Flow Reservoir Simulator
  di: Qiu, Tong Dong, et al.
  Pubblicazione: (2023)
• CCSS: Hardware-Accelerated RTL Simulation with Fast Combinational Logic Computing and Sequential Logic Synchronization
  di: Feng, Weigang, et al.
  Pubblicazione: (2025)