Citadel: Simple Spectre-Safe Isolation For Real-World Programs That Share Memory

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Drean, Jules, Gomez-Garcia, Miguel, Jepsen, Fisher, Bourgeat, Thomas, Devadas, Srinivas
Format:	Preprint
Published:	2023
Subjects:	Cryptography and Security Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Teapot: Efficiently Uncovering Spectre Gadgets in COTS Binaries
by: Lin, Fangzheng, et al.
Published: (2024)

Pre-cache: A Microarchitectural Solution to prevent Meltdown and Spectre
by: Sethumurugan, Subhash, et al.
Published: (2025)

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
by: Geng, Haoran, et al.
Published: (2024)

Space-Control: Process-Level Isolation for Sharing CXL-based Disaggregated Memory
by: Goswami, Kaustav, et al.
Published: (2026)

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
by: Cunha, Luis, et al.
Published: (2026)

Random and Safe Cache Architecture to Defeat Cache Timing Attacks
by: Hu, Guangyuan, et al.
Published: (2023)

Memory DisOrder: Memory Re-orderings as a Timerless Side-channel
by: Siddens, Sean, et al.
Published: (2026)

Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
by: Bostanci, F. Nisa, et al.
Published: (2024)

SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation
by: Rezakhani, Mahshid, et al.
Published: (2026)

Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips
by: Olgun, Ataberk, et al.
Published: (2023)

Logic Encryption: This Time for Real
by: Karn, Rupesh Raj, et al.
Published: (2025)

Empowering Malware Detection Efficiency within Processing-in-Memory Architecture
by: Kasarapu, Sreenitha, et al.
Published: (2024)

DASICS White Paper: Enhancing Memory Protection with Dynamic Compartmentalization
by: Jin, Yue, et al.
Published: (2023)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
by: Nam, Hwayong, et al.
Published: (2024)

Descriptor-Based Object-Aware Memory Systems: A Comprehensive Review
by: Tong, Dong
Published: (2025)

Theodosian: A Deep Dive into Memory-Hierarchy-Centric FHE Acceleration
by: Choi, Wonseok, et al.
Published: (2025)

Toleo: Scaling Freshness to Tera-scale Memory using CXL and PIM
by: Dong, Juechu, et al.
Published: (2024)

Reliability Analysis of Fully Homomorphic Encryption Systems Under Memory Faults
by: Rajagede, Rian Adam, et al.
Published: (2025)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
by: Ye, Haojie, et al.
Published: (2024)

Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes
by: Madabhushi, Bharadwaj, et al.
Published: (2024)

Cassandra: Efficient Enforcement of Sequential Execution for Cryptographic Programs (Extended Version)
by: Hajiabadi, Ali, et al.
Published: (2024)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
by: Kim, Jumin, et al.
Published: (2025)

PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
by: Swaroopa, Sneha, et al.
Published: (2025)

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension
by: Yang, Hongbin, et al.
Published: (2026)

DejaVuzz: Disclosing Transient Execution Bugs with Dynamic Swappable Memory and Differential Information Flow Tracking assisted Processor Fuzzing
by: Xu, Jinyan, et al.
Published: (2025)

ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
by: Yüksel, İsmail Emir, et al.
Published: (2025)

DiscoRD: An Experimental Methodology for Quickly Discovering the Reliable Read Disturbance Threshold of Real DRAM Chips
by: Olgun, Ataberk, et al.
Published: (2026)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
by: Yuksel, Ismail Emir, et al.
Published: (2025)

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
by: Yağlıkçı, Abdullah Giray, et al.
Published: (2024)

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services
by: Nakano, Hiroshi, et al.
Published: (2025)

Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
by: Tuğrul, Yahya Can, et al.
Published: (2025)

Attack on a PUF-based Secure Binary Neural Network
by: Basak, Bijeet, et al.
Published: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
by: Pinto, Sandro, et al.
Published: (2024)

Teaching an Old Dog New Tricks: Verifiable FHE Using Commodity Hardware
by: Drean, Jules, et al.
Published: (2024)

Testing Resource Isolation for System-on-Chip Architectures
by: Ledent, Philippe, et al.
Published: (2024)

Okapi: Efficiently Safeguarding Speculative Data Accesses in Sandboxed Environments
by: Schmitz, Philipp, et al.
Published: (2023)

In-Situ Encryption of Single-Transistor Nonvolatile Memories without Density Loss
by: Ovy, Sanwar Ahmed, et al.
Published: (2025)

SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators
by: Afifi, Salma, et al.
Published: (2024)

Bit-Flip Vulnerability of Shared KV-Cache Blocks in LLM Serving Systems
by: Yamamoto, Yuji, et al.
Published: (2026)

FHECore: Rethinking GPU Microarchitecture for Fully Homomorphic Encryption
by: Daksha, Lohit, et al.
Published: (2026)