Copertina

Chiplet Cloud: Building AI Supercomputers for Serving Large Generative Language Models

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Peng, Huwan, Davidson, Scott, Shi, Richard, Song, Shuaiwen Leon, Taylor, Michael
Natura:	Preprint
Pubblicazione:	2023
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Hecaton: Training Large Language Models with Scalable Chiplet Systems
di: Huang, Zongle, et al.
Pubblicazione: (2024)

Chiplet-Gym: Optimizing Chiplet-based AI Accelerator Design with Reinforcement Learning
di: Mishty, Kaniz, et al.
Pubblicazione: (2024)

Mapping Space Exploration for Multi-Chiplet Accelerators Targeting LLM Inference Serving Workloads
di: Li, Boyu, et al.
Pubblicazione: (2025)

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
di: Feng, Yinxiao, et al.
Pubblicazione: (2022)

Chiplets on Wheels: Review Paper on Holistic Chiplet Solutions for Autonomous Vehicles
di: Narashiman, Swathi, et al.
Pubblicazione: (2024)

Toward Open-Source Chiplets for HPC and AI: Occamy and Beyond
di: Scheffler, Paul, et al.
Pubblicazione: (2025)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
di: Iff, Patrick, et al.
Pubblicazione: (2023)

Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets
di: Yang, Zhuoping, et al.
Pubblicazione: (2023)

FP6-LLM: Efficiently Serving Large Language Models Through FP6-Centric Algorithm-System Co-Design
di: Xia, Haojun, et al.
Pubblicazione: (2024)

FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
di: Iff, Patrick, et al.
Pubblicazione: (2025)

DS2SC-Agent: A Multi-Agent Automated Pipeline for Rapid Chiplet Model Generation
di: Wu, Yiwei, et al.
Pubblicazione: (2026)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
di: Liu, Zizhen, et al.
Pubblicazione: (2026)

Link Quality Aware Pathfinding for Chiplet Interconnects
di: Yen, Aaron, et al.
Pubblicazione: (2026)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
di: Iff, Patrick, et al.
Pubblicazione: (2025)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
di: Chen, Shixin, et al.
Pubblicazione: (2024)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
di: Kanani, Alish, et al.
Pubblicazione: (2025)

ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
di: Monfared, Saleh Khalaj, et al.
Pubblicazione: (2025)

Mozart: Modularized and Efficient MoE Training on 3.5D Wafer-Scale Chiplet Architectures
di: Luo, Shuqing, et al.
Pubblicazione: (2026)

Monad: Towards Cost-effective Specialization for Chiplet-based Spatial Accelerators
di: Hao, Xiaochen, et al.
Pubblicazione: (2023)

Designing Reconfigurable Interconnection Network of Heterogeneous Chiplets Using Kalman Filter
di: Biglari, Siamak, et al.
Pubblicazione: (2024)

Educating for Hardware Specialization in the Chiplet Era: A Path for the HPC Community
di: Yoshii, Kazutomo, et al.
Pubblicazione: (2024)

ChipletPart: Cost-Aware Partitioning for 2.5D Systems
di: Graening, Alexander, et al.
Pubblicazione: (2025)

Cambricon-LLM: A Chiplet-Based Hybrid Architecture for On-Device Inference of 70B LLM
di: Yu, Zhongkai, et al.
Pubblicazione: (2024)

MFIT: Multi-Fidelity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
di: Pfromm, Lukas, et al.
Pubblicazione: (2024)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
di: Bharadwaj, Suhas Suresh, et al.
Pubblicazione: (2025)

ECO-CHIP: Estimation of Carbon Footprint of Chiplet-based Architectures for Sustainable VLSI
di: Sudarshan, Chetan Choppali, et al.
Pubblicazione: (2023)

Tiny Chiplets Enabled by Packaging Scaling: Opportunities in ESD Protection and Signal Integrity
di: Haque, Emad, et al.
Pubblicazione: (2025)

LEXI: Lossless Exponent Coding for Efficient Inter-Chiplet Communication in Hybrid LLMs
di: Sun, Miao, et al.
Pubblicazione: (2026)

CHIPSIM: A Co-Simulation Framework for Deep Learning on Chiplet-Based Systems
di: Pfromm, Lukas, et al.
Pubblicazione: (2025)

On the Impact of Intra-node Communication in the Performance of Supercomputer and Data Center Interconnection Networks
di: Tarraga-Moreno, Joaquin, et al.
Pubblicazione: (2025)

ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
di: Bai, Kangbo, et al.
Pubblicazione: (2026)

PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
di: Chong, Yue Jiet, et al.
Pubblicazione: (2025)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
di: Wang, Cong, et al.
Pubblicazione: (2025)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
di: Das, Abhijit, et al.
Pubblicazione: (2022)

SA-DS: A Dataset for Large Language Model-Driven AI Accelerator Design Generation
di: Vungarala, Deepak, et al.
Pubblicazione: (2024)

Scalable and Efficient Intra- and Inter-node Interconnection Networks for Post-Exascale Supercomputers and Data centers
di: Tarraga-Moreno, Joaquin, et al.
Pubblicazione: (2025)

Designing High-Performance and Thermally Feasible Multi-Chiplet Architectures enabled by Non-bendable Glass Interposer
di: Sharma, Harsh, et al.
Pubblicazione: (2025)

Mozart: A Chiplet Ecosystem-Accelerator Codesign Framework for Composable Bespoke Application Specific Integrated Circuits
di: Jin, Haoran, et al.
Pubblicazione: (2025)

Combined power management and congestion control in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
di: de la Rosa, Miguel Sánchez, et al.
Pubblicazione: (2025)

Simulation-Driven Evaluation of Chiplet-Based Architectures Using VisualSim
di: Ali, Wajid, et al.
Pubblicazione: (2025)