Imagen de Portada

PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Li, Luyi, Huang, Jiayi, Feng, Lang, Wang, Zhongfeng
Formato:	Preprint
Publicado:	2023
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

PhantomFetch: Obfuscating Loads against Prefetcher Side-Channel Attacks
por: Zhang, Xingzhi, et al.
Publicado: (2025)

RollingCache: Using Runtime Behavior to Defend Against Cache Side Channel Attacks
por: Ojha, Divya, et al.
Publicado: (2024)

PCG: Mitigating Conflict-based Cache Side-channel Attacks with Prefetching
por: Jiang, Fang, et al.
Publicado: (2024)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
por: Nguyen, Hoa, et al.
Publicado: (2025)

A Joint Learning Approach to Hardware Caching and Prefetching
por: Yuan, Samuel, et al.
Publicado: (2025)

Exploring DRAM Cache Prefetching for Pooled Memory
por: Tirumalasetty, Chandrahas, et al.
Publicado: (2024)

Enhancing Instruction Prefetching via Cache and TLB Management
por: Jamet, Alexandre Valentin, et al.
Publicado: (2026)

Integrating Prefetcher Selection with Dynamic Request Allocation Improves Prefetching Efficiency
por: Li, Mengming, et al.
Publicado: (2025)

ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
por: Narkthong, Nuntipat, et al.
Publicado: (2025)

Profile-Guided Temporal Prefetching
por: Li, Mengming, et al.
Publicado: (2025)

A Case for Kolmogorov-Arnold Networks in Prefetching: Towards Low-Latency, Generalizable ML-Based Prefetchers
por: Kulkarni, Dhruv, et al.
Publicado: (2025)

SystemC Model of Power Side-Channel Attacks Against AI Accelerators: Superstition or not?
por: Nešković, Andrija, et al.
Publicado: (2023)

SPPAM: Signature Pattern Prediction and Access-Map Prefetcher
por: Merrell, Maccoy, et al.
Publicado: (2026)

SnipSnap: A Joint Compression Format and Dataflow Co-Optimization Framework for Efficient Sparse LLM Accelerator Design
por: Wu, Junyi, et al.
Publicado: (2025)

Agile TLB Prefetching and Prediction Replacement Policy
por: Mersha, Melkamu, et al.
Publicado: (2024)

ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesses
por: Li, Mengming, et al.
Publicado: (2026)

TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
por: Tozlu, Yavuz Selim, et al.
Publicado: (2026)

Triangel: A High-Performance, Accurate, Timely On-Chip Temporal Prefetcher
por: Ainsworth, Sam, et al.
Publicado: (2024)

CipherGuard: Compiler-aided Mitigation against Ciphertext Side-channel Attacks
por: Jiang, Ke, et al.
Publicado: (2025)

Exploiting Inaccurate Branch History in Side-Channel Attacks
por: Zhu, Yuhui, et al.
Publicado: (2025)

ORAP: Optimized Row Access Prefetching for Rowhammer-mitigated Memory
por: Merrell, Maccoy, et al.
Publicado: (2026)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
por: Chen, Zixiao, et al.
Publicado: (2024)

Case Study: Horizontal Side-Channel Analysis Attack against Elliptic Curve Scalar Multiplication Accelerator under Laser Illumination
por: Petryk, Dmytro, et al.
Publicado: (2026)

The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs
por: Galli, Davide, et al.
Publicado: (2024)

CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
por: Oh, Dongsuk, et al.
Publicado: (2025)

A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
por: Wang, Chuanning, et al.
Publicado: (2024)

SPEED: A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
por: Wang, Chuanning, et al.
Publicado: (2024)

BackCache: Mitigating Contention-Based Cache Timing Attacks by Hiding Cache Line Evictions
por: Wang, Quancheng, et al.
Publicado: (2023)

DEER: Deep Runahead for Instruction Prefetching on Modern Mobile Workloads
por: Vahdatniya, Parmida, et al.
Publicado: (2025)

THOR: A Non-Speculative Value Dependent Timing Side Channel Attack Exploiting Intel AMX
por: Dizani, Farshad, et al.
Publicado: (2025)

VeriCache: Turning Lossy KV Cache into Lossless LLM Inference
por: Yao, Jiayi, et al.
Publicado: (2026)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
por: Li, Zhengke, et al.
Publicado: (2025)

Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
por: Bostanci, F. Nisa, et al.
Publicado: (2024)

A Precision-Scalable RISC-V DNN Processor with On-Device Learning Capability at the Extreme Edge
por: Huang, Longwei, et al.
Publicado: (2023)

WaSP: Warp Scheduling to Mimic Prefetching in Graphics Workloads
por: Joseph, Diya, et al.
Publicado: (2024)

Systematic Evaluation of Randomized Cache Designs against Cache Occupancy
por: Chakraborty, Anirban, et al.
Publicado: (2023)

CMD: A Cache-assisted GPU Memory Deduplication Architecture
por: Zhao, Wei, et al.
Publicado: (2024)

A High-Throughput Hardware Accelerator for Lempel-Ziv 4 Compression Algorithm
por: Chen, Tao, et al.
Publicado: (2024)

Random and Safe Cache Architecture to Defeat Cache Timing Attacks
por: Hu, Guangyuan, et al.
Publicado: (2023)

SLOFetch: Compressed-Hierarchical Instruction Prefetching for Cloud Microservices
por: Bao, Zerui, et al.
Publicado: (2025)