Salvato in:
Dettagli Bibliografici
Autori principali: ter Hoeven, Roeland, Niehoff, Benjamin E., Kale, Sagar Sudhir, Lechner, Wolfgang
Natura: Preprint
Pubblicazione: 2023
Soggetti:
Accesso online:https://arxiv.org/abs/2307.10626
Tags: Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
_version_ 1866918219486330880
author ter Hoeven, Roeland
Niehoff, Benjamin E.
Kale, Sagar Sudhir
Lechner, Wolfgang
author_facet ter Hoeven, Roeland
Niehoff, Benjamin E.
Kale, Sagar Sudhir
Lechner, Wolfgang
contents Parity compilation is the challenge of laying out the required constraints for the parity mapping in a local way. We present the first constructive compilation algorithm for the parity architecture using plaquettes for arbitrary higher-order optimization problems. This enables adiabatic protocols, where the plaquette layout can natively be implemented, as well as fully parallelized digital circuits. The algorithm builds a rectangular layout of plaquettes, where in each layer of the rectangle at least one constraint is added. The core idea is that each constraint, consisting of any qubits on the boundary of the rectangle and some new qubits, can be decomposed into plaquettes with a deterministic procedure using ancillas. We show how to pick a valid set of constraints and how this decomposition works. We further give ways to optimize the ancilla count and show how to implement optimization problems with additional constraints.
format Preprint
id arxiv_https___arxiv_org_abs_2307_10626
institution arXiv
publishDate 2023
record_format arxiv
spellingShingle Constructive plaquette compilation for the parity architecture
ter Hoeven, Roeland
Niehoff, Benjamin E.
Kale, Sagar Sudhir
Lechner, Wolfgang
Quantum Physics
Parity compilation is the challenge of laying out the required constraints for the parity mapping in a local way. We present the first constructive compilation algorithm for the parity architecture using plaquettes for arbitrary higher-order optimization problems. This enables adiabatic protocols, where the plaquette layout can natively be implemented, as well as fully parallelized digital circuits. The algorithm builds a rectangular layout of plaquettes, where in each layer of the rectangle at least one constraint is added. The core idea is that each constraint, consisting of any qubits on the boundary of the rectangle and some new qubits, can be decomposed into plaquettes with a deterministic procedure using ancillas. We show how to pick a valid set of constraints and how this decomposition works. We further give ways to optimize the ancilla count and show how to implement optimization problems with additional constraints.
title Constructive plaquette compilation for the parity architecture
topic Quantum Physics
url https://arxiv.org/abs/2307.10626