Copertina

Slimmed optical neural networks with multiplexed neuron sets and a corresponding backpropagation training algorithm

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Liu, Yi-Feng, Ren, Rui-Yao, Hou, Dai-Bao, Weng, Hai-Zhong, Wang, Bo-Wen, Huang, Ke-Jie, Lin, Xing, Liu, Feng, Li, Chen-Hui, Jin, Chao-Yuan
Natura:	Preprint
Pubblicazione:	2023
Soggetti:	Signal Processing Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

XtraMAC: An Efficient MAC Architecture for Mixed-Precision LLM Inference on FPGA
di: Yu, Feng, et al.
Pubblicazione: (2026)

CODO: An Automated Compiler for Comprehensive Dataflow Optimization
di: Zhang, Weichuang, et al.
Pubblicazione: (2026)

CAT: Customized Transformer Accelerator Framework on Versal ACAP
di: Zhang, Wenbo, et al.
Pubblicazione: (2024)

Ecco: Improving Memory Bandwidth and Capacity for LLMs via Entropy-aware Cache Compression
di: Cheng, Feng, et al.
Pubblicazione: (2025)

A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks
di: Raman, Siddhartha Raman Sundara, et al.
Pubblicazione: (2026)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
di: Wang, Yonghao, et al.
Pubblicazione: (2026)

Platinum: Path-Adaptable LUT-Based Accelerator Tailored for Low-Bit Weight Matrix Multiplication
di: Shan, Haoxuan, et al.
Pubblicazione: (2025)

Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
di: Wei, Chiyue, et al.
Pubblicazione: (2025)

Demystifying FPGA Hard NoC Performance
di: Liu, Sihao, et al.
Pubblicazione: (2025)

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
di: Feng, Yinxiao, et al.
Pubblicazione: (2022)

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
di: Feng, Yinxiao, et al.
Pubblicazione: (2024)

A 0.96pJ/SOP, 30.23K-neuron/mm^2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI Computing
di: Zhou, P. J., et al.
Pubblicazione: (2024)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
di: Tsai, Yun-Da, et al.
Pubblicazione: (2023)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
di: Zhou, Wenyong, et al.
Pubblicazione: (2025)

Event-based backpropagation on the neuromorphic platform SpiNNaker2
di: Béna, Gabriel, et al.
Pubblicazione: (2024)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
di: Cheng, Feng, et al.
Pubblicazione: (2025)

StreamGrid: Streaming Point Cloud Analytics via Compulsory Splitting and Deterministic Termination
di: Feng, Yu, et al.
Pubblicazione: (2025)

Nebula: Enable City-Scale 3D Gaussian Splatting in Virtual Reality via Collaborative Rendering and Accelerated Stereo Rasterization
di: Zhu, He, et al.
Pubblicazione: (2025)

EA4RCA:Efficient AIE accelerator design framework for Regular Communication-Avoiding Algorithm
di: Zhang, W. B., et al.
Pubblicazione: (2024)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
di: Zhang, Xinmiao, et al.
Pubblicazione: (2024)

Analog Bayesian neural networks are insensitive to the shape of the weight distribution
di: Patel, Ravi G., et al.
Pubblicazione: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
di: Yu, Zhongzhi, et al.
Pubblicazione: (2025)

Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
di: Qin, Haiyan, et al.
Pubblicazione: (2025)

LLC Intra-set Write Balancing
di: Krishna, Keshav, et al.
Pubblicazione: (2024)

Potamoi: Accelerating Neural Rendering via a Unified Streaming Architecture
di: Feng, Yu, et al.
Pubblicazione: (2024)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
di: Zhong, Yang, et al.
Pubblicazione: (2025)

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
di: Ren, Haoxiong, et al.
Pubblicazione: (2025)

DAG-aware Synthesis Orchestration
di: Li, Yingjie, et al.
Pubblicazione: (2023)

SLTarch: Towards Scalable Point-Based Neural Rendering by Taming Workload Imbalance and Memory Irregularity
di: Li, Xingyang, et al.
Pubblicazione: (2025)

Splatonic: Architecture Support for 3D Gaussian Splatting SLAM via Sparse Processing
di: Huang, Xiaotong, et al.
Pubblicazione: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

DaDu-Corki: Algorithm-Architecture Co-Design for Embodied AI-powered Robotic Manipulation
di: Huang, Yiyang, et al.
Pubblicazione: (2024)

Cicero: Addressing Algorithmic and Architectural Bottlenecks in Neural Rendering by Radiance Warping and Memory Optimizations
di: Feng, Yu, et al.
Pubblicazione: (2024)

Lumina: Real-Time Mobile Neural Rendering by Exploiting Computational Redundancy
di: Feng, Yu, et al.
Pubblicazione: (2025)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
di: Huo, Juncheng, et al.
Pubblicazione: (2025)

BlissCam: Boosting Eye Tracking Efficiency with Learned In-Sensor Sparse Sampling
di: Feng, Yu, et al.
Pubblicazione: (2024)

PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender
di: Li, Luyi, et al.
Pubblicazione: (2023)

Extend IVerilog to Support Batch RTL Fault Simulation
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

EEspice: A Modular Circuit Simulation Platform with Parallel Device Model Evaluation via Graph Coloring
di: Bao, Xuanhao, et al.
Pubblicazione: (2026)