:: Library Catalog

Image de couverture de livre

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Liu, Yi-Feng, Ren, Rui-Yao, Hou, Dai-Bao, Weng, Hai-Zhong, Wang, Bo-Wen, Huang, Ke-Jie, Lin, Xing, Liu, Feng, Li, Chen-Hui, Jin, Chao-Yuan
Format:	Preprint
Publié:	2023
Sujets:	Signal Processing Hardware Architecture
Accès en ligne:	https://arxiv.org/abs/2308.14015
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

XtraMAC: An Efficient MAC Architecture for Mixed-Precision LLM Inference on FPGA
par: Yu, Feng, et autres
Publié: (2026)

CODO: An Automated Compiler for Comprehensive Dataflow Optimization
par: Zhang, Weichuang, et autres
Publié: (2026)

Event-based backpropagation on the neuromorphic platform SpiNNaker2
par: Béna, Gabriel, et autres
Publié: (2024)

Ecco: Improving Memory Bandwidth and Capacity for LLMs via Entropy-aware Cache Compression
par: Cheng, Feng, et autres
Publié: (2025)

CAT: Customized Transformer Accelerator Framework on Versal ACAP
par: Zhang, Wenbo, et autres
Publié: (2024)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
par: Wang, Yonghao, et autres
Publié: (2026)

Platinum: Path-Adaptable LUT-Based Accelerator Tailored for Low-Bit Weight Matrix Multiplication
par: Shan, Haoxuan, et autres
Publié: (2025)

A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
par: Wei, Chiyue, et autres
Publié: (2025)

Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
par: Qin, Haiyan, et autres
Publié: (2025)

Demystifying FPGA Hard NoC Performance
par: Liu, Sihao, et autres
Publié: (2025)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
par: Zhou, Wenyong, et autres
Publié: (2025)

Analog Bayesian neural networks are insensitive to the shape of the weight distribution
par: Patel, Ravi G., et autres
Publié: (2025)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
par: Cheng, Feng, et autres
Publié: (2025)

A 0.96pJ/SOP, 30.23K-neuron/mm^2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI Computing
par: Zhou, P. J., et autres
Publié: (2024)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
par: Tsai, Yun-Da, et autres
Publié: (2023)

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
par: Feng, Yinxiao, et autres
Publié: (2022)

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
par: Feng, Yinxiao, et autres
Publié: (2024)

Potamoi: Accelerating Neural Rendering via a Unified Streaming Architecture
par: Feng, Yu, et autres
Publié: (2024)

StreamGrid: Streaming Point Cloud Analytics via Compulsory Splitting and Deterministic Termination
par: Feng, Yu, et autres
Publié: (2025)

Nebula: Enable City-Scale 3D Gaussian Splatting in Virtual Reality via Collaborative Rendering and Accelerated Stereo Rasterization
par: Zhu, He, et autres
Publié: (2025)

EA4RCA:Efficient AIE accelerator design framework for Regular Communication-Avoiding Algorithm
par: Zhang, W. B., et autres
Publié: (2024)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
par: Gao, Mingzhe, et autres
Publié: (2024)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
par: Zhang, Xinmiao, et autres
Publié: (2024)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
par: Wang, Huizheng, et autres
Publié: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
par: Yu, Zhongzhi, et autres
Publié: (2025)

DaDu-Corki: Algorithm-Architecture Co-Design for Embodied AI-powered Robotic Manipulation
par: Huang, Yiyang, et autres
Publié: (2024)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
par: Zhong, Yang, et autres
Publié: (2025)

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
par: Ren, Haoxiong, et autres
Publié: (2025)

Cicero: Addressing Algorithmic and Architectural Bottlenecks in Neural Rendering by Radiance Warping and Memory Optimizations
par: Feng, Yu, et autres
Publié: (2024)

LLC Intra-set Write Balancing
par: Krishna, Keshav, et autres
Publié: (2024)

SLTarch: Towards Scalable Point-Based Neural Rendering by Taming Workload Imbalance and Memory Irregularity
par: Li, Xingyang, et autres
Publié: (2025)

Splatonic: Architecture Support for 3D Gaussian Splatting SLAM via Sparse Processing
par: Huang, Xiaotong, et autres
Publié: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
par: Tang, Jiaping, et autres
Publié: (2025)

DAG-aware Synthesis Orchestration
par: Li, Yingjie, et autres
Publié: (2023)

Lumina: Real-Time Mobile Neural Rendering by Exploiting Computational Redundancy
par: Feng, Yu, et autres
Publié: (2025)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
par: Huo, Juncheng, et autres
Publié: (2025)

Graph neural networks with configuration cross-attention for tensor compilers
par: Khizbullin, Dmitrii, et autres
Publié: (2024)

Extend IVerilog to Support Batch RTL Fault Simulation
par: Tang, Jiaping, et autres
Publié: (2025)

BlissCam: Boosting Eye Tracking Efficiency with Learned In-Sensor Sparse Sampling
par: Feng, Yu, et autres
Publié: (2024)