Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , |
|---|---|
| Format: | Preprint |
| Veröffentlicht: |
2023
|
| Schlagworte: | |
| Online-Zugang: | https://arxiv.org/abs/2309.05558 |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| _version_ | 1866917893225054208 |
|---|---|
| author | Barber, Ben Barnes, Kenton M. Bialas, Tomasz Buğdaycı, Okan Campbell, Earl T. Gillespie, Neil I. Johar, Kauser Rajan, Ram Richardson, Adam W. Skoric, Luka Topal, Canberk Turner, Mark L. Ziad, Abbas B. |
| author_facet | Barber, Ben Barnes, Kenton M. Bialas, Tomasz Buğdaycı, Okan Campbell, Earl T. Gillespie, Neil I. Johar, Kauser Rajan, Ram Richardson, Adam W. Skoric, Luka Topal, Canberk Turner, Mark L. Ziad, Abbas B. |
| contents | To unleash the potential of quantum computers, noise effects on qubits' performance must be carefully managed. The decoders responsible for diagnosing noise-induced computational errors must use resources efficiently to enable scaling to large qubit counts and cryogenic operation. Additionally, they must operate at speed, to avoid an exponential slowdown in the logical clock rate of the quantum computer. To overcome such challenges, we introduce the Collision Clustering decoder and implement it on FPGA and ASIC hardware. We simulate logical memory experiments using the leading quantum error correction scheme, the surface code, and demonstrate MHz decoding speed - matching the requirements of fast-operating modalities such as superconducting qubits - up to an 881 and 1057 qubits surface code with the FPGA and ASIC, respectively. The ASIC design occupies 0.06 mm$^2$ and consumes only 8 mW of power. Our decoder is both highly performant and resource efficient, unlocking a viable path to practically realising fault-tolerant quantum computers. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2309_05558 |
| institution | arXiv |
| publishDate | 2023 |
| record_format | arxiv |
| spellingShingle | A real-time, scalable, fast and highly resource efficient decoder for a quantum computer Barber, Ben Barnes, Kenton M. Bialas, Tomasz Buğdaycı, Okan Campbell, Earl T. Gillespie, Neil I. Johar, Kauser Rajan, Ram Richardson, Adam W. Skoric, Luka Topal, Canberk Turner, Mark L. Ziad, Abbas B. Quantum Physics To unleash the potential of quantum computers, noise effects on qubits' performance must be carefully managed. The decoders responsible for diagnosing noise-induced computational errors must use resources efficiently to enable scaling to large qubit counts and cryogenic operation. Additionally, they must operate at speed, to avoid an exponential slowdown in the logical clock rate of the quantum computer. To overcome such challenges, we introduce the Collision Clustering decoder and implement it on FPGA and ASIC hardware. We simulate logical memory experiments using the leading quantum error correction scheme, the surface code, and demonstrate MHz decoding speed - matching the requirements of fast-operating modalities such as superconducting qubits - up to an 881 and 1057 qubits surface code with the FPGA and ASIC, respectively. The ASIC design occupies 0.06 mm$^2$ and consumes only 8 mW of power. Our decoder is both highly performant and resource efficient, unlocking a viable path to practically realising fault-tolerant quantum computers. |
| title | A real-time, scalable, fast and highly resource efficient decoder for a quantum computer |
| topic | Quantum Physics |
| url | https://arxiv.org/abs/2309.05558 |