Cover Image

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Liu, Yuntao, Jayasena, Aruna, Mishra, Prabhat, Srivastava, Ankur
Format:	Preprint
Published:	2023
Subjects:	Cryptography and Security Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Design for Trust utilizing Rareness Reduction
by: Jayasena, Aruna, et al.
Published: (2023)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
by: Wang, Fangzhou, et al.
Published: (2024)

Robust and Attack Resilient Logic Locking with a High Application-Level Impact
by: Liu, Yuntao, et al.
Published: (2021)

Exploiting the Lock: Leveraging MiG-V's Logic Locking for Secret-Data Extraction
by: Reimann, Lennart M., et al.
Published: (2024)

iThermTroj: Exploiting Intermittent Thermal Trojans in Multi-Processor System-on-Chips
by: Elahi, Mehdi, et al.
Published: (2025)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
by: Eslami, Mohammad, et al.
Published: (2024)

Formal Verification of Secure Encrypted Virtualization
by: Weerasena, Hansika, et al.
Published: (2026)

Utilizing Layout Effects for Analog Logic Locking
by: Aljafar, Muayad J., et al.
Published: (2024)

The Impact of Logic Locking on Confidentiality: An Automated Evaluation
by: Reimann, Lennart M., et al.
Published: (2025)

TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
by: Sreekumar, Saideep, et al.
Published: (2026)

Evasive Hardware Trojan through Adversarial Power Trace
by: Omidi, Behnam, et al.
Published: (2024)

Modern Hardware Security: A Review of Attacks and Countermeasures
by: Mishra, Jyotiprakash, et al.
Published: (2025)

Trojan Playground: A Reinforcement Learning Framework for Hardware Trojan Insertion and Detection
by: Sarihi, Amin, et al.
Published: (2023)

Breaking On-Chip Communication Anonymity using Flow Correlation Attacks
by: Weerasena, Hansika, et al.
Published: (2023)

Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators
by: Weerasena, Hansika, et al.
Published: (2023)

Secure Multi-Path Routing with All-or-Nothing Transform for Network-on-Chip Architectures
by: Weerasena, Hansika, et al.
Published: (2026)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
by: Ma, Ruiyang, et al.
Published: (2025)

MATTER: Multi-stage Adaptive Thermal Trojan for Efficiency & Resilience degradation
by: Elahi, Mehdi, et al.
Published: (2024)

Trojan-Resilient NTT: Protecting Against Control Flow and Timing Faults on Reconfigurable Platforms
by: Paul, Rourab, et al.
Published: (2026)

PDF: PUF-based DNN Fingerprinting for Knowledge Distillation Traceability
by: Lyu, Ning, et al.
Published: (2026)

Prime+Retouch: When Cache is Locked and Leaked
by: Lee, Jaehyuk, et al.
Published: (2024)

Analyzing and Exploiting Branch Mispredictions in Microcode
by: Mosier, Nicholas, et al.
Published: (2025)

TrojanForge: Generating Adversarial Hardware Trojan Examples Using Reinforcement Learning
by: Sarihi, Amin, et al.
Published: (2024)

TLGLock: A New Approach in Logic Locking Using Key-Driven Charge Recycling in Threshold Logic Gates
by: Sahruri, Abdullah, et al.
Published: (2025)

Exploiting Inaccurate Branch History in Side-Channel Attacks
by: Zhu, Yuhui, et al.
Published: (2025)

Security Properties for Open-Source Hardware Designs
by: Rogers, Jayden, et al.
Published: (2024)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
by: Ajmi, Hala, et al.
Published: (2022)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
by: Jeon, Yeonsoo, et al.
Published: (2025)

Logic Encryption: This Time for Real
by: Karn, Rupesh Raj, et al.
Published: (2025)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
by: Mulhem, Saleh, et al.
Published: (2024)

PVAC: A RowHammer Mitigation Architecture Exploiting Per-victim-row Counting
by: Kim, Jumin, et al.
Published: (2026)

SpyHammer: Understanding and Exploiting RowHammer under Fine-Grained Temperature Variations
by: Orosa, Lois, et al.
Published: (2022)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
by: Amael, Joshua Tito, et al.
Published: (2024)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
by: Kim, Jumin, et al.
Published: (2025)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
by: Ye, Haojie, et al.
Published: (2024)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
by: Ahmed, Anees, et al.
Published: (2024)

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
by: Zhang, Naifeng, et al.
Published: (2025)

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA
by: Kumari, Ruby, et al.
Published: (2025)

An Efficient Algorithm for Modulus Operation and Its Hardware Implementation in Prime Number Calculation
by: Wijesinghe, W. A. Susantha
Published: (2024)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
by: Deutschbein, Calvin, et al.
Published: (2025)