A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs

Documenti analoghi

• SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators
  di: Brignone, Giovanni, et al.
  Pubblicazione: (2024)
• Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA
  di: Leon, Vasileios, et al.
  Pubblicazione: (2024)
• Multiplier Design Addressing Area-Delay Trade-offs by using DSP and Logic resources on FPGAs
  di: Böttcher, Andreas, et al.
  Pubblicazione: (2024)
• DRACO: Co-design for DSP-Efficient Rigid Body Dynamics Accelerator
  di: Liu, Xingyu, et al.
  Pubblicazione: (2025)
• Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines
  di: Li, Jindong, et al.
  Pubblicazione: (2024)