Copertina

JugglePAC: A Pipelined Accumulation Circuit

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Houraniah, Ahmad, Ugurdag, H. Fatih, Aydin, Furkan
Natura:	Preprint
Pubblicazione:	2023
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Efficient Multi-Cycle Folded Integer Multipliers
di: Houraniah, Ahmad, et al.
Pubblicazione: (2023)

Lookup Table-based Multiplication-free All-digital DNN Accelerator Featuring Self-Synchronous Pipeline Accumulation
di: Tagata, Hiroto, et al.
Pubblicazione: (2025)

A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations
di: Bujana, Antonio J., et al.
Pubblicazione: (2026)

Honest to a Fault: Root-Causing Fault Attacks with Pre-Silicon RISC Pipeline Characterization
di: Malik, Arsalan Ali, et al.
Pubblicazione: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
di: Fang, Wenji, et al.
Pubblicazione: (2025)

A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator
di: Yang, Junyi, et al.
Pubblicazione: (2026)

CPPL: A Circuit Prompt Programming Language
di: Yin, Shuo, et al.
Pubblicazione: (2026)

UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators
di: Zuo, Dongsheng, et al.
Pubblicazione: (2024)

Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2026)

A Review of SRAM-based Compute-in-Memory Circuits
di: Yoshioka, Kentaro, et al.
Pubblicazione: (2024)

Switchable Single/Dual Edge Registers for Pipeline Architecture
di: Singh, Suyash Vardhan, et al.
Pubblicazione: (2024)

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

RidgeWalker: Perfectly Pipelined Graph Random Walks on FPGAs
di: Tan, Hongshi, et al.
Pubblicazione: (2026)

AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
di: An, Hangcheng, et al.
Pubblicazione: (2026)

Scope: A Scalable Merged Pipeline Framework for Multi-Chip-Module NN Accelerators
di: Huang, Zongle, et al.
Pubblicazione: (2026)

Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers
di: Yarzada, Sabrina, et al.
Pubblicazione: (2026)

Sim-FA: A GPGPU Simulator Framework for Fine-Grained FlashAttention Pipeline Analysis
di: Zhou, Zhongchun, et al.
Pubblicazione: (2026)

Recurrent CircuitSAT Sampling for Sequential Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

DS2SC-Agent: A Multi-Agent Automated Pipeline for Rapid Chiplet Model Generation
di: Wu, Yiwei, et al.
Pubblicazione: (2026)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
di: Giorgi, Roberto, et al.
Pubblicazione: (2025)

A Fully Pipelined FIFO Based Polynomial Multiplication Hardware Architecture Based On Number Theoretic Transform
di: Heidarpur, Moslem, et al.
Pubblicazione: (2025)

High-Performance Pipelined NTT Accelerators with Homogeneous Digit-Serial Modulo Arithmetic
di: Alexakis, George, et al.
Pubblicazione: (2025)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
di: Yin, Shuo, et al.
Pubblicazione: (2026)

PipeOrgan: Efficient Inter-operation Pipelining with Flexible Spatial Organization and Interconnects
di: Garg, Raveesh, et al.
Pubblicazione: (2024)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
di: Češka, Milan, et al.
Pubblicazione: (2022)

Constant Depth Threshold Circuits For Exhaustive Epistasis Detection
di: Ribeiro, André, et al.
Pubblicazione: (2026)

Jack Unit: An Area- and Energy-Efficient Multiply-Accumulate (MAC) Unit Supporting Diverse Data Formats
di: Noh, Seock-Hwan, et al.
Pubblicazione: (2025)

Edge GPU Aware Multiple AI Model Pipeline for Accelerated MRI Reconstruction and Analysis
di: Majeed, Ashiyana Abdul, et al.
Pubblicazione: (2025)

PHAROS: Pipelined Heterogeneous Accelerators for Real-time Safety-critical Systems With Deadline Compliance
di: Ji, Shixin, et al.
Pubblicazione: (2026)

Soft Error Probability Estimation of Nano-scale Combinational Circuits
di: Jockar, Ali, et al.
Pubblicazione: (2025)

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
di: Ren, Haoxiong, et al.
Pubblicazione: (2025)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

Analysis of Single Event Induced Bit Faults in a Deep Neural Network Accelerator Pipeline
di: Jonckers, Naïn, et al.
Pubblicazione: (2025)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
di: Spagnolo, Tommaso, et al.
Pubblicazione: (2026)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
di: Liu, Yiqi, et al.
Pubblicazione: (2026)

Symbolic Timing Analysis of Digital Circuits Using Analytic Delay Functions
di: Thaqi, Era, et al.
Pubblicazione: (2025)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
di: Li, Jintao, et al.
Pubblicazione: (2024)

Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
di: Salzmann, Josef, et al.
Pubblicazione: (2024)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
di: Datar, Mandar, et al.
Pubblicazione: (2024)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
di: Volk, Jennifer, et al.
Pubblicazione: (2024)