Copertina

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Rogenmoser, Michael, Benini, Luca
Natura:	Preprint
Pubblicazione:	2023
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
di: Rogenmoser, Michael, et al.
Pubblicazione: (2024)

A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
di: Benz, Thomas, et al.
Pubblicazione: (2025)

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
di: Rogenmoser, Michael, et al.
Pubblicazione: (2026)

SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
di: Rogenmoser, Michael, et al.
Pubblicazione: (2024)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
di: Rogenmoser, Michael, et al.
Pubblicazione: (2025)

Hybrid Modular Redundancy: Exploring Modular Redundancy Approaches in RISC-V Multi-Core Computing Clusters for Reliable Processing in Space
di: Rogenmoser, Michael, et al.
Pubblicazione: (2023)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
di: Colagrande, Luca, et al.
Pubblicazione: (2026)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications
di: Delavari, Arvin, et al.
Pubblicazione: (2024)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
di: Koenig, Cyril, et al.
Pubblicazione: (2025)

FlooNoC: A 645 Gbps/link 0.15 pJ/B/hop Open-Source NoC with Wide Physical Links and End-to-End AXI4 Parallel Multi-Stream Support
di: Fischer, Tim, et al.
Pubblicazione: (2024)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
di: Perotti, Matteo, et al.
Pubblicazione: (2023)

Physical Design of UET-RVMCU: A Streamlined Open-Source RISC-V Microcontroller
di: Azhar, Abdullah, et al.
Pubblicazione: (2026)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
di: Sauter, Philippe, et al.
Pubblicazione: (2025)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
di: Koenig, Cyril, et al.
Pubblicazione: (2025)

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
di: Prasad, Arpan Suravi, et al.
Pubblicazione: (2023)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
di: Valente, Luca, et al.
Pubblicazione: (2022)

MXDOTP: A RISC-V ISA Extension for Enabling Microscaling (MX) Floating-Point Dot Products
di: İslamoğlu, Gamze, et al.
Pubblicazione: (2025)

VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
di: Wipfli, Max, et al.
Pubblicazione: (2026)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
di: Manoni, Simone, et al.
Pubblicazione: (2025)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
di: Sauter, Philippe, et al.
Pubblicazione: (2026)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
di: Perotti, Matteo, et al.
Pubblicazione: (2024)

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication
di: Perotti, Matteo, et al.
Pubblicazione: (2024)

Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
di: Jung, Victor J. B., et al.
Pubblicazione: (2025)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
di: Bertaccini, Luca, et al.
Pubblicazione: (2022)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
di: Purayil, Navaneeth Kunhi, et al.
Pubblicazione: (2025)

CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
di: Leone, Lorenzo, et al.
Pubblicazione: (2026)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
di: Perotti, Matteo, et al.
Pubblicazione: (2022)

vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
di: Zelioli, Enrico, et al.
Pubblicazione: (2024)

Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications
di: Cammarata, Danilo, et al.
Pubblicazione: (2025)

Robust and Reconfigurable On-Board Data Handling Subsystem for Present and Future Brazilian CubeSat Missions
di: Costa, Victor O., et al.
Pubblicazione: (2024)

Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
di: Paulin, Gianna, et al.
Pubblicazione: (2024)

Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
di: Vanoni, Axel, et al.
Pubblicazione: (2026)

CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
di: Reinwardt, Christopher, et al.
Pubblicazione: (2025)

ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package
di: Ottaviano, Alessandro, et al.
Pubblicazione: (2024)