Cover Image

DAG-aware Synthesis Orchestration

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Li, Yingjie, Liu, Mingju, Ren, Mark, Mishchenko, Alan, Yu, Cunxi
Format:	Preprint
Published:	2023
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
by: Liu, Mingju, et al.
Published: (2024)

Differentiable Combinatorial Scheduling at Scale
by: Liu, Mingju, et al.
Published: (2024)

Differentiable Initialization-Accelerated CPU-GPU Hybrid Combinatorial Scheduling
by: Liu, Mingju, et al.
Published: (2026)

Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper
by: Yu, Cunxi
Published: (2025)

Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC
by: Yu, Cunxi, et al.
Published: (2026)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
by: Chen, Chen, et al.
Published: (2025)

Revisit Choice Network for Synthesis and Technology Mapping
by: Chen, Chen, et al.
Published: (2025)

BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation
by: Li, Yingjie, et al.
Published: (2024)

BoolE: Exact Symbolic Reasoning via Boolean Equality Saturation
by: Yin, Jiaqi, et al.
Published: (2025)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
by: Chen, Chen, et al.
Published: (2024)

GauS: Differentiable Scheduling Optimization via Gaussian Reparameterization
by: Cai, Yaohui, et al.
Published: (2026)

Multilayer Dataflow: Orchestrate Butterfly Sparsity to Accelerate Attention Computation
by: Wu, Haibin, et al.
Published: (2024)

A Data-Driven Dynamic Execution Orchestration Architecture
by: Bai, Zhenyu, et al.
Published: (2026)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
by: Chen, Xingzhen, et al.
Published: (2026)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
by: Yin, Jiaqi, et al.
Published: (2025)

Allspark: Workload Orchestration for Visual Transformers on Processing In-Memory Systems
by: Ge, Mengke, et al.
Published: (2024)

TaiBai: A fully programmable brain-inspired processor with topology-aware efficiency
by: Li, Qianpeng, et al.
Published: (2025)

e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving
by: Yin, Jiaqi, et al.
Published: (2025)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
by: Chen, Paul, et al.
Published: (2026)

HLSPilot: LLM-based High-Level Synthesis
by: Xiong, Chenwei, et al.
Published: (2024)

SSRESF: Sensitivity-aware Single-particle Radiation Effects Simulation Framework in SoC Platforms based on SVM Algorithm
by: Liu, Meng, et al.
Published: (2024)

RARO: Reliability-aware Conversion with Enhanced Read Performance for QLC SSDs
by: Wang, Yanyun, et al.
Published: (2025)

Less is More: Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
by: Deng, Chenhui, et al.
Published: (2024)

CoQMoE: Co-Designed Quantization and Computation Orchestration for Mixture-of-Experts Vision Transformer on FPGA
by: Dong, Jiale, et al.
Published: (2025)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
by: Zhao, Shixin, et al.
Published: (2025)

Ecco: Improving Memory Bandwidth and Capacity for LLMs via Entropy-aware Cache Compression
by: Cheng, Feng, et al.
Published: (2025)

FVRuleLearner: Operator-Level Reasoning Tree (OP-Tree)-Based Rules Learning for Formal Verification
by: Wan, Lily Jiaxin, et al.
Published: (2026)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
by: Wang, Huizheng, et al.
Published: (2025)

MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator
by: He, Xiaolin, et al.
Published: (2025)

Accelerating GNN Training through Locality-aware Dropout and Merge
by: Sun, Gongjian, et al.
Published: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
by: Yu, Zhongzhi, et al.
Published: (2025)

PIVOT- Input-aware Path Selection for Energy-efficient ViT Inference
by: Moitra, Abhishek, et al.
Published: (2024)

M100: An Orchestrated Dataflow Architecture Powering General AI Computing
by: Xie, Yan, et al.
Published: (2026)

Efficient Orchestrated AI Workflows Execution on Scale-out Spatial Architecture
by: Deng, Jinyi, et al.
Published: (2024)

Reconfigurable Digital RRAM Logic Enables In-Situ Pruning and Learning for Edge AI
by: Wang, Songqi, et al.
Published: (2025)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
by: Tsai, Yun-Da, et al.
Published: (2023)

Timing-driven Approximate Logic Synthesis Based on Double-chase Grey Wolf Optimizer
by: Hu, Xiangfei, et al.
Published: (2024)

SD-Acc: Accelerating Stable Diffusion through Phase-aware Sampling and Hardware Co-Optimizations
by: Wang, Zhican, et al.
Published: (2025)

Tasa: Thermal-aware 3D-Stacked Architecture Design with Bandwidth Sharing for LLM Inference
by: He, Siyuan, et al.
Published: (2025)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
by: Li, Jintao, et al.
Published: (2024)