:: Library Catalog

Copertina

Salvato in:

Dettagli Bibliografici
Autori principali:	Thakur, Shailja, Blocklove, Jason, Pearce, Hammond, Tan, Benjamin, Garg, Siddharth, Karri, Ramesh
Natura:	Preprint
Pubblicazione:	2023
Soggetti:	Programming Languages
Accesso online:	https://arxiv.org/abs/2311.04887
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

Evaluating LLMs for Hardware Design and Test
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

Fixing Hardware Security Bugs with Large Language Models
di: Ahmad, Baleegh, et al.
Pubblicazione: (2023)

VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification
di: Yubeaton, Patrick, et al.
Pubblicazione: (2025)

LLM-aided explanations of EDA synthesis errors
di: Qiu, Siyu, et al.
Pubblicazione: (2024)

(Security) Assertions by Large Language Models
di: Kande, Rahul, et al.
Pubblicazione: (2023)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
di: DeLorenzo, Matthew, et al.
Pubblicazione: (2024)

Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVA
di: Xiao, Weihua, et al.
Pubblicazione: (2025)

AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design
di: Qiu, Ruidi, et al.
Pubblicazione: (2024)

OffRAMPS: An FPGA-based Intermediary for Analysis and Modification of Additive Manufacturing Control Systems
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
di: Collini, Luca, et al.
Pubblicazione: (2026)

Paradigm-Based Automatic HDL Code Generation Using LLMs
di: Sun, Wenhao, et al.
Pubblicazione: (2025)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
di: Nakkab, Andre, et al.
Pubblicazione: (2024)

LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs
di: Ahmad, Baleegh, et al.
Pubblicazione: (2025)

LockForge: Automating Paper-to-Code for Logic Locking with Multi-Agent Reasoning LLMs
di: Saha, Akashdeep, et al.
Pubblicazione: (2025)

Generating Verifiable Chain of Thoughts from Exection-Traces
di: Thakur, Shailja, et al.
Pubblicazione: (2025)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
di: Yang, Yiyao, et al.
Pubblicazione: (2025)

Dynamic Taint Tracking using Partial Instrumentation for Java Applications
di: Thakur, Manoj RameshChandra
Pubblicazione: (2024)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

GUIDE: GenAI Units In Digital Design Education
di: Xiao, Weihua, et al.
Pubblicazione: (2026)

CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization
di: Zhao, Yang, et al.
Pubblicazione: (2024)

Towards Automated Verification of LLM-Synthesized C Programs
di: Mukherjee, Prasita, et al.
Pubblicazione: (2024)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
di: Collini, Luca, et al.
Pubblicazione: (2024)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
di: Collini, Luca, et al.
Pubblicazione: (2024)

CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as Reference
di: Xu, Kangwei, et al.
Pubblicazione: (2025)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
di: Xu, Kangwei, et al.
Pubblicazione: (2025)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
di: Chowdhury, Animesh Basak, et al.
Pubblicazione: (2024)

SparseAuto: An Auto-Scheduler for Sparse Tensor Computations Using Recursive Loop Nest Restructuring
di: Dias, Adhitha, et al.
Pubblicazione: (2023)

ViScratch: Using Large Language Models and Gameplay Videos for Automated Feedback in Scratch
di: Si, Yuan, et al.
Pubblicazione: (2025)

PerfCodeGen: Improving Performance of LLM Generated Code with Execution Feedback
di: Peng, Yun, et al.
Pubblicazione: (2024)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
di: Tan, Yan, et al.
Pubblicazione: (2026)

ReFuzzer: Feedback-Driven Approach to Enhance Validity of LLM-Generated Test Programs
di: Shree, Iti, et al.
Pubblicazione: (2025)

Can Reasoning Models Reason about Hardware? An Agentic HLS Perspective
di: Collini, Luca, et al.
Pubblicazione: (2025)

AutoPDL: Automatic Prompt Optimization for LLM Agents
di: Spiess, Claudio, et al.
Pubblicazione: (2025)

Guiding LLM-based Loop Invariant Synthesis via Feedback on Local Reasoning Errors
di: Li, Tianchi, et al.
Pubblicazione: (2026)

Probabilistic Guarantees for Practical LIA Loop Invariant Automation
di: Kumar, Ashish, et al.
Pubblicazione: (2024)

PrefixLLM: LLM-aided Prefix Circuit Design
di: Xiao, Weihua, et al.
Pubblicazione: (2024)

A Unified Framework for Automated Code Transformation and Pragma Insertion
di: Pouget, Stéphane, et al.
Pubblicazione: (2024)

ZeroML: A Next Generation AutoML Language
di: Mahmud, Monirul Islam
Pubblicazione: (2025)

REMaQE: Reverse Engineering Math Equations from Executables
di: Udeshi, Meet, et al.
Pubblicazione: (2023)