:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Thakur, Shailja, Blocklove, Jason, Pearce, Hammond, Tan, Benjamin, Garg, Siddharth, Karri, Ramesh
Formato:	Preprint
Publicado:	2023
Materias:	Programming Languages
Acceso en línea:	https://arxiv.org/abs/2311.04887
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
por: Blocklove, Jason, et al.
Publicado: (2024)

Evaluating LLMs for Hardware Design and Test
por: Blocklove, Jason, et al.
Publicado: (2024)

Fixing Hardware Security Bugs with Large Language Models
por: Ahmad, Baleegh, et al.
Publicado: (2023)

VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification
por: Yubeaton, Patrick, et al.
Publicado: (2025)

LLM-aided explanations of EDA synthesis errors
por: Qiu, Siyu, et al.
Publicado: (2024)

(Security) Assertions by Large Language Models
por: Kande, Rahul, et al.
Publicado: (2023)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
por: DeLorenzo, Matthew, et al.
Publicado: (2024)

Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVA
por: Xiao, Weihua, et al.
Publicado: (2025)

AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design
por: Qiu, Ruidi, et al.
Publicado: (2024)

OffRAMPS: An FPGA-based Intermediary for Analysis and Modification of Additive Manufacturing Control Systems
por: Blocklove, Jason, et al.
Publicado: (2024)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
por: Collini, Luca, et al.
Publicado: (2026)

Paradigm-Based Automatic HDL Code Generation Using LLMs
por: Sun, Wenhao, et al.
Publicado: (2025)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
por: Nakkab, Andre, et al.
Publicado: (2024)

LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs
por: Ahmad, Baleegh, et al.
Publicado: (2025)

LockForge: Automating Paper-to-Code for Logic Locking with Multi-Agent Reasoning LLMs
por: Saha, Akashdeep, et al.
Publicado: (2025)

Generating Verifiable Chain of Thoughts from Exection-Traces
por: Thakur, Shailja, et al.
Publicado: (2025)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
por: Yang, Yiyao, et al.
Publicado: (2025)

Dynamic Taint Tracking using Partial Instrumentation for Java Applications
por: Thakur, Manoj RameshChandra
Publicado: (2024)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
por: Bhandari, Jitendra, et al.
Publicado: (2024)

GUIDE: GenAI Units In Digital Design Education
por: Xiao, Weihua, et al.
Publicado: (2026)

CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization
por: Zhao, Yang, et al.
Publicado: (2024)

Towards Automated Verification of LLM-Synthesized C Programs
por: Mukherjee, Prasita, et al.
Publicado: (2024)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
por: Collini, Luca, et al.
Publicado: (2024)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
por: Collini, Luca, et al.
Publicado: (2024)

CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as Reference
por: Xu, Kangwei, et al.
Publicado: (2025)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
por: Xu, Kangwei, et al.
Publicado: (2025)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
por: Chowdhury, Animesh Basak, et al.
Publicado: (2024)

SparseAuto: An Auto-Scheduler for Sparse Tensor Computations Using Recursive Loop Nest Restructuring
por: Dias, Adhitha, et al.
Publicado: (2023)

ViScratch: Using Large Language Models and Gameplay Videos for Automated Feedback in Scratch
por: Si, Yuan, et al.
Publicado: (2025)

PerfCodeGen: Improving Performance of LLM Generated Code with Execution Feedback
por: Peng, Yun, et al.
Publicado: (2024)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
por: Tan, Yan, et al.
Publicado: (2026)

ReFuzzer: Feedback-Driven Approach to Enhance Validity of LLM-Generated Test Programs
por: Shree, Iti, et al.
Publicado: (2025)

Can Reasoning Models Reason about Hardware? An Agentic HLS Perspective
por: Collini, Luca, et al.
Publicado: (2025)

AutoPDL: Automatic Prompt Optimization for LLM Agents
por: Spiess, Claudio, et al.
Publicado: (2025)

Guiding LLM-based Loop Invariant Synthesis via Feedback on Local Reasoning Errors
por: Li, Tianchi, et al.
Publicado: (2026)

Probabilistic Guarantees for Practical LIA Loop Invariant Automation
por: Kumar, Ashish, et al.
Publicado: (2024)

PrefixLLM: LLM-aided Prefix Circuit Design
por: Xiao, Weihua, et al.
Publicado: (2024)

A Unified Framework for Automated Code Transformation and Pragma Insertion
por: Pouget, Stéphane, et al.
Publicado: (2024)

ZeroML: A Next Generation AutoML Language
por: Mahmud, Monirul Islam
Publicado: (2025)

REMaQE: Reverse Engineering Math Equations from Executables
por: Udeshi, Meet, et al.
Publicado: (2023)