Cover Image

AutoChip: Automating HDL Generation Using LLM Feedback

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Thakur, Shailja, Blocklove, Jason, Pearce, Hammond, Tan, Benjamin, Garg, Siddharth, Karri, Ramesh
Format:	Preprint
Published:	2023
Subjects:	Programming Languages
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
by: Blocklove, Jason, et al.
Published: (2024)

Evaluating LLMs for Hardware Design and Test
by: Blocklove, Jason, et al.
Published: (2024)

Fixing Hardware Security Bugs with Large Language Models
by: Ahmad, Baleegh, et al.
Published: (2023)

VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification
by: Yubeaton, Patrick, et al.
Published: (2025)

LLM-aided explanations of EDA synthesis errors
by: Qiu, Siyu, et al.
Published: (2024)

AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design
by: Qiu, Ruidi, et al.
Published: (2024)

Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVA
by: Xiao, Weihua, et al.
Published: (2025)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
by: DeLorenzo, Matthew, et al.
Published: (2024)

(Security) Assertions by Large Language Models
by: Kande, Rahul, et al.
Published: (2023)

Paradigm-Based Automatic HDL Code Generation Using LLMs
by: Sun, Wenhao, et al.
Published: (2025)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
by: Collini, Luca, et al.
Published: (2026)

LockForge: Automating Paper-to-Code for Logic Locking with Multi-Agent Reasoning LLMs
by: Saha, Akashdeep, et al.
Published: (2025)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
by: Nakkab, Andre, et al.
Published: (2024)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
by: Yang, Yiyao, et al.
Published: (2025)

OffRAMPS: An FPGA-based Intermediary for Analysis and Modification of Additive Manufacturing Control Systems
by: Blocklove, Jason, et al.
Published: (2024)

LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs
by: Ahmad, Baleegh, et al.
Published: (2025)

Generating Verifiable Chain of Thoughts from Exection-Traces
by: Thakur, Shailja, et al.
Published: (2025)

Dynamic Taint Tracking using Partial Instrumentation for Java Applications
by: Thakur, Manoj RameshChandra
Published: (2024)

Towards Automated Verification of LLM-Synthesized C Programs
by: Mukherjee, Prasita, et al.
Published: (2024)

CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization
by: Zhao, Yang, et al.
Published: (2024)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
by: Bhandari, Jitendra, et al.
Published: (2024)

SparseAuto: An Auto-Scheduler for Sparse Tensor Computations Using Recursive Loop Nest Restructuring
by: Dias, Adhitha, et al.
Published: (2023)

ViScratch: Using Large Language Models and Gameplay Videos for Automated Feedback in Scratch
by: Si, Yuan, et al.
Published: (2025)

CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as Reference
by: Xu, Kangwei, et al.
Published: (2025)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
by: Collini, Luca, et al.
Published: (2024)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
by: Collini, Luca, et al.
Published: (2024)

PerfCodeGen: Improving Performance of LLM Generated Code with Execution Feedback
by: Peng, Yun, et al.
Published: (2024)

ReFuzzer: Feedback-Driven Approach to Enhance Validity of LLM-Generated Test Programs
by: Shree, Iti, et al.
Published: (2025)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
by: Tan, Yan, et al.
Published: (2026)

Guiding LLM-based Loop Invariant Synthesis via Feedback on Local Reasoning Errors
by: Li, Tianchi, et al.
Published: (2026)

GUIDE: GenAI Units In Digital Design Education
by: Xiao, Weihua, et al.
Published: (2026)

Probabilistic Guarantees for Practical LIA Loop Invariant Automation
by: Kumar, Ashish, et al.
Published: (2024)

AutoPDL: Automatic Prompt Optimization for LLM Agents
by: Spiess, Claudio, et al.
Published: (2025)

Fully Automated Generation of Combinatorial Optimisation Systems Using Large Language Models
by: Karapetyan, Daniel
Published: (2025)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
by: Chowdhury, Animesh Basak, et al.
Published: (2024)

ZeroML: A Next Generation AutoML Language
by: Mahmud, Monirul Islam
Published: (2025)

A Unified Framework for Automated Code Transformation and Pragma Insertion
by: Pouget, Stéphane, et al.
Published: (2024)

An Iris for Expected Cost Analysis
by: Lohse, Janine, et al.
Published: (2024)

LLM4Decompile: Decompiling Binary Code with Large Language Models
by: Tan, Hanzhuo, et al.
Published: (2024)

Automated Verification of Tree-Manipulating Programs Using Constrained Horn Clauses
by: Faella, Marco, et al.
Published: (2024)