A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Curzel, Serena, Ferrandi, Fabrizio, Fiorin, Leandro, Ielmini, Daniele, Silvano, Cristina, Conti, Francesco, Bompani, Luca, Benini, Luca, Calore, Enrico, Schifano, Sebastiano Fabio, Zambelli, Cristian, Palesi, Maurizio, Ascia, Giuseppe, Russo, Enrico, Cardellini, Valeria, Filippone, Salvatore, Presti, Francesco Lo, Perri, Stefania
Format: Preprint
Published: 2023
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866916750159773696
author Curzel, Serena
Ferrandi, Fabrizio
Fiorin, Leandro
Ielmini, Daniele
Silvano, Cristina
Conti, Francesco
Bompani, Luca
Benini, Luca
Calore, Enrico
Schifano, Sebastiano Fabio
Zambelli, Cristian
Palesi, Maurizio
Ascia, Giuseppe
Russo, Enrico
Cardellini, Valeria
Filippone, Salvatore
Presti, Francesco Lo
Perri, Stefania
author_facet Curzel, Serena
Ferrandi, Fabrizio
Fiorin, Leandro
Ielmini, Daniele
Silvano, Cristina
Conti, Francesco
Bompani, Luca
Benini, Luca
Calore, Enrico
Schifano, Sebastiano Fabio
Zambelli, Cristian
Palesi, Maurizio
Ascia, Giuseppe
Russo, Enrico
Cardellini, Valeria
Filippone, Salvatore
Presti, Francesco Lo
Perri, Stefania
contents Given their increasing size and complexity, the need for efficient execution of deep neural networks has become increasingly pressing in the design of heterogeneous High-Performance Computing (HPC) and edge platforms, leading to a wide variety of proposals for specialized deep learning architectures and hardware accelerators. The design of such architectures and accelerators requires a multidisciplinary approach combining expertise from several areas, from machine learning to computer architecture, low-level hardware design, and approximate computing. Several methodologies and tools have been proposed to improve the process of designing accelerators for deep learning, aimed at maximizing parallelism and minimizing data movement to achieve high performance and energy efficiency. This paper critically reviews influential tools and design methodologies for Deep Learning accelerators, offering a wide perspective in this rapidly evolving field. This work complements surveys on architectures and accelerators by covering hardware-software co-design, automated synthesis, domain-specific compilers, design space exploration, modeling, and simulation, providing insights into technical challenges and open research directions.
format Preprint
id arxiv_https___arxiv_org_abs_2311_17815
institution arXiv
publishDate 2023
record_format arxiv
spellingShingle A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
Curzel, Serena
Ferrandi, Fabrizio
Fiorin, Leandro
Ielmini, Daniele
Silvano, Cristina
Conti, Francesco
Bompani, Luca
Benini, Luca
Calore, Enrico
Schifano, Sebastiano Fabio
Zambelli, Cristian
Palesi, Maurizio
Ascia, Giuseppe
Russo, Enrico
Cardellini, Valeria
Filippone, Salvatore
Presti, Francesco Lo
Perri, Stefania
Hardware Architecture
Artificial Intelligence
Given their increasing size and complexity, the need for efficient execution of deep neural networks has become increasingly pressing in the design of heterogeneous High-Performance Computing (HPC) and edge platforms, leading to a wide variety of proposals for specialized deep learning architectures and hardware accelerators. The design of such architectures and accelerators requires a multidisciplinary approach combining expertise from several areas, from machine learning to computer architecture, low-level hardware design, and approximate computing. Several methodologies and tools have been proposed to improve the process of designing accelerators for deep learning, aimed at maximizing parallelism and minimizing data movement to achieve high performance and energy efficiency. This paper critically reviews influential tools and design methodologies for Deep Learning accelerators, offering a wide perspective in this rapidly evolving field. This work complements surveys on architectures and accelerators by covering hardware-software co-design, automated synthesis, domain-specific compilers, design space exploration, modeling, and simulation, providing insights into technical challenges and open research directions.
title A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
topic Hardware Architecture
Artificial Intelligence
url https://arxiv.org/abs/2311.17815