Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis
Fuente:
arXiv
Saved in:
| Main Authors: | Thorat, Kiran, Zhao, Jiahui, Liu, Yaotian, Peng, Hongwu, Xie, Xi, Lei, Bin, Zhang, Jeff, Ding, Caiwen |
|---|---|
| Format: | Preprint |
| Published: |
2023
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
by: Thorat, Kiran, et al.
Published: (2025)
by: Thorat, Kiran, et al.
Published: (2025)
HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
by: Tang, Jinwei, et al.
Published: (2024)
by: Tang, Jinwei, et al.
Published: (2024)
GROOT: Graph Edge Re-growth and Partitioning for the Verification of Large Designs in Logic Synthesis
by: Thorat, Kiran, et al.
Published: (2025)
by: Thorat, Kiran, et al.
Published: (2025)
RTop-K: Ultra-Fast Row-Wise Top-K Selection for Neural Network Acceleration on GPUs
by: Xie, Xi, et al.
Published: (2024)
by: Xie, Xi, et al.
Published: (2024)
DR-CircuitGNN: Training Acceleration of Heterogeneous Circuit Graph Neural Network on GPUs
by: Luo, Yuebo, et al.
Published: (2025)
by: Luo, Yuebo, et al.
Published: (2025)
TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
by: Thorat, Kiran, et al.
Published: (2025)
by: Thorat, Kiran, et al.
Published: (2025)
MaxK-GNN: Extremely Fast GPU Kernel Design for Accelerating Graph Neural Networks Training
by: Peng, Hongwu, et al.
Published: (2023)
by: Peng, Hongwu, et al.
Published: (2023)
GIF: A Conditional Multimodal Generative Framework for IR Drop Imaging in Chip Layouts
by: Thorat, Kiran, et al.
Published: (2026)
by: Thorat, Kiran, et al.
Published: (2026)
VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
by: Wang, Zeng, et al.
Published: (2025)
by: Wang, Zeng, et al.
Published: (2025)
FlashVideo: A Framework for Swift Inference in Text-to-Video Generation
by: Lei, Bin, et al.
Published: (2023)
by: Lei, Bin, et al.
Published: (2023)
VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
by: Niu, Juxin, et al.
Published: (2025)
by: Niu, Juxin, et al.
Published: (2025)
ComplexVCoder: An LLM-Driven Framework for Systematic Generation of Complex Verilog Code
by: Zuo, Jian, et al.
Published: (2025)
by: Zuo, Jian, et al.
Published: (2025)
Evaluating Emerging AI/ML Accelerators: IPU, RDU, and NVIDIA/AMD GPUs
by: Peng, Hongwu, et al.
Published: (2023)
by: Peng, Hongwu, et al.
Published: (2023)
RankFlow: A Multi-Role Collaborative Reranking Workflow Utilizing Large Language Models
by: Jin, Can, et al.
Published: (2025)
by: Jin, Can, et al.
Published: (2025)
LLM Zeroth-Order Fine-Tuning is an Inference Workload
by: Li, Zelin, et al.
Published: (2026)
by: Li, Zelin, et al.
Published: (2026)
Observer-Based Data-Driven Consensus Control for Nonlinear Multi-Agent Systems against DoS and FDI attacks
by: Zhang, Yi, et al.
Published: (2025)
by: Zhang, Yi, et al.
Published: (2025)
Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
by: Roy, Prithwish Basu, et al.
Published: (2025)
by: Roy, Prithwish Basu, et al.
Published: (2025)
Towards LLM-Powered Verilog RTL Assistant: Self-Verification and Self-Correction
by: Huang, Hanxian, et al.
Published: (2024)
by: Huang, Hanxian, et al.
Published: (2024)
MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
by: Zhang, Yongan, et al.
Published: (2024)
by: Zhang, Yongan, et al.
Published: (2024)
hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation
by: Hong, Charles, et al.
Published: (2025)
by: Hong, Charles, et al.
Published: (2025)
Beyond Code Pairs: Dialogue-Based Data Generation for LLM Code Translation
by: Chen, Le, et al.
Published: (2025)
by: Chen, Le, et al.
Published: (2025)
Skip-SCAR: Hardware-Friendly High-Quality Embodied Visual Navigation
by: Liu, Yaotian, et al.
Published: (2024)
by: Liu, Yaotian, et al.
Published: (2024)
SSNet: A Lightweight Multi-Party Computation Scheme for Practical Privacy-Preserving Machine Learning Service in the Cloud
by: Duan, Shijin, et al.
Published: (2024)
by: Duan, Shijin, et al.
Published: (2024)
Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation
by: Pei, Zehua, et al.
Published: (2026)
by: Pei, Zehua, et al.
Published: (2026)
VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
by: Wang, Zeng, et al.
Published: (2025)
by: Wang, Zeng, et al.
Published: (2025)
AdaPI: Facilitating DNN Model Adaptivity for Efficient Private Inference in Edge Computing
by: Zhou, Tong, et al.
Published: (2024)
by: Zhou, Tong, et al.
Published: (2024)
VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts
by: Zhao, Jiayu, et al.
Published: (2025)
by: Zhao, Jiayu, et al.
Published: (2025)
EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
by: Guo, Ping, et al.
Published: (2025)
by: Guo, Ping, et al.
Published: (2025)
Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
by: Yang, Guang, et al.
Published: (2025)
by: Yang, Guang, et al.
Published: (2025)
AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
by: Tan, Yan, et al.
Published: (2025)
by: Tan, Yan, et al.
Published: (2025)
VerilogLAVD: LLM-Aided Rule Generation for Vulnerability Detection in Verilog
by: Long, Xiang, et al.
Published: (2025)
by: Long, Xiang, et al.
Published: (2025)
VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning
by: Teng, Fu, et al.
Published: (2025)
by: Teng, Fu, et al.
Published: (2025)
Formulation Development and Analytical Method Development of Dapsone and Ethoxzolamide Bilayer Tablet Used in Treatment of Severe Burn Dissertation
by: Babu Anmulwad*, Asha Chopde, Dr. Pawan Avhad, Kiran Thorat, Pritam Ghadge
Published: (2025)
by: Babu Anmulwad*, Asha Chopde, Dr. Pawan Avhad, Kiran Thorat, Pritam Ghadge
Published: (2025)
Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
by: Wang, Ning, et al.
Published: (2024)
by: Wang, Ning, et al.
Published: (2024)
EvolVE: Evolutionary Search for LLM-based Verilog Generation and Optimization
by: Hsin, Wei-Po, et al.
Published: (2026)
by: Hsin, Wei-Po, et al.
Published: (2026)
VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
by: Tan, Yan, et al.
Published: (2026)
by: Tan, Yan, et al.
Published: (2026)
MACM: Utilizing a Multi-Agent System for Condition Mining in Solving Complex Mathematical Problems
by: Lei, Bin, et al.
Published: (2024)
by: Lei, Bin, et al.
Published: (2024)
GuirlVG: Incentivize GUI Visual Grounding via Empirical Exploration on Reinforcement Learning
by: Kang, Weitai, et al.
Published: (2025)
by: Kang, Weitai, et al.
Published: (2025)
QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
by: Zhu, Yaoyu, et al.
Published: (2025)
by: Zhu, Yaoyu, et al.
Published: (2025)
Exploring the Agentic Frontier of Verilog Code Generation
by: Yubeaton, Patrick, et al.
Published: (2026)
by: Yubeaton, Patrick, et al.
Published: (2026)
Similar Items
-
LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
by: Thorat, Kiran, et al.
Published: (2025) -
HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
by: Tang, Jinwei, et al.
Published: (2024) -
GROOT: Graph Edge Re-growth and Partitioning for the Verification of Large Designs in Logic Synthesis
by: Thorat, Kiran, et al.
Published: (2025) -
RTop-K: Ultra-Fast Row-Wise Top-K Selection for Neural Network Acceleration on GPUs
by: Xie, Xi, et al.
Published: (2024) -
DR-CircuitGNN: Training Acceleration of Heterogeneous Circuit Graph Neural Network on GPUs
by: Luo, Yuebo, et al.
Published: (2025)