PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips
Fuente:
arXiv
Guardado en:
| Autores principales: | Yuksel, Ismail Emir, Tugrul, Yahya Can, Bostanci, F. Nisa, Yaglikci, Abdullah Giray, Olgun, Ataberk, Oliveira, Geraldo F., Soysal, Melina, Luo, Haocong, Luna, Juan Gomez, Sadrosadati, Mohammad, Mutlu, Onur |
|---|---|
| Formato: | Preprint |
| Publicado: |
2023
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis
por: Yuksel, Ismail Emir, et al.
Publicado: (2024)
por: Yuksel, Ismail Emir, et al.
Publicado: (2024)
An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2024)
por: Luo, Haocong, et al.
Publicado: (2024)
In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
por: Yuksel, Ismail Emir, et al.
Publicado: (2025)
por: Yuksel, Ismail Emir, et al.
Publicado: (2025)
Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
por: Tuğrul, Yahya Can, et al.
Publicado: (2025)
por: Tuğrul, Yahya Can, et al.
Publicado: (2025)
ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
por: Yüksel, İsmail Emir, et al.
Publicado: (2025)
por: Yüksel, İsmail Emir, et al.
Publicado: (2025)
Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis
por: Yuksel, Ismail Emir, et al.
Publicado: (2024)
por: Yuksel, Ismail Emir, et al.
Publicado: (2024)
PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
por: Yuksel, Ismail Emir, et al.
Publicado: (2025)
por: Yuksel, Ismail Emir, et al.
Publicado: (2025)
RowPress Vulnerability in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2024)
por: Luo, Haocong, et al.
Publicado: (2024)
Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
por: Yağlıkçı, Abdullah Giray, et al.
Publicado: (2024)
por: Yağlıkçı, Abdullah Giray, et al.
Publicado: (2024)
DiscoRD: An Experimental Methodology for Quickly Discovering the Reliable Read Disturbance Threshold of Real DRAM Chips
por: Olgun, Ataberk, et al.
Publicado: (2026)
por: Olgun, Ataberk, et al.
Publicado: (2026)
CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
por: Bostanci, F. Nisa, et al.
Publicado: (2024)
por: Bostanci, F. Nisa, et al.
Publicado: (2024)
RowPress: Amplifying Read Disturbance in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2023)
por: Luo, Haocong, et al.
Publicado: (2023)
ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation
por: Olgun, Ataberk, et al.
Publicado: (2023)
por: Olgun, Ataberk, et al.
Publicado: (2023)
Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
por: Luo, Haocong, et al.
Publicado: (2025)
por: Luo, Haocong, et al.
Publicado: (2025)
Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
por: Canpolat, Oğuzhan, et al.
Publicado: (2025)
por: Canpolat, Oğuzhan, et al.
Publicado: (2025)
Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance
por: Olgun, Ataberk, et al.
Publicado: (2025)
por: Olgun, Ataberk, et al.
Publicado: (2025)
Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
por: Bostancı, F. Nisa, et al.
Publicado: (2025)
por: Bostancı, F. Nisa, et al.
Publicado: (2025)
Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
por: Olgun, Ataberk, et al.
Publicado: (2022)
por: Olgun, Ataberk, et al.
Publicado: (2022)
Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
por: Hassan, Hasan, et al.
Publicado: (2022)
por: Hassan, Hasan, et al.
Publicado: (2022)
DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
por: Olgun, Ataberk, et al.
Publicado: (2022)
por: Olgun, Ataberk, et al.
Publicado: (2022)
Memory-Centric Computing: Recent Advances in Processing-in-DRAM
por: Mutlu, Onur, et al.
Publicado: (2024)
por: Mutlu, Onur, et al.
Publicado: (2024)
Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0
por: Bostanci, F. Nisa, et al.
Publicado: (2025)
por: Bostanci, F. Nisa, et al.
Publicado: (2025)
BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads
por: Canpolat, Oğuzhan, et al.
Publicado: (2024)
por: Canpolat, Oğuzhan, et al.
Publicado: (2024)
Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips
por: Olgun, Ataberk, et al.
Publicado: (2023)
por: Olgun, Ataberk, et al.
Publicado: (2023)
MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing
por: Oliveira, Geraldo F., et al.
Publicado: (2024)
por: Oliveira, Geraldo F., et al.
Publicado: (2024)
Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
por: Canpolat, Oğuzhan, et al.
Publicado: (2024)
por: Canpolat, Oğuzhan, et al.
Publicado: (2024)
Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
por: Patel, Minesh, et al.
Publicado: (2024)
por: Patel, Minesh, et al.
Publicado: (2024)
Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
por: Bostanci, F. Nisa, et al.
Publicado: (2024)
por: Bostanci, F. Nisa, et al.
Publicado: (2024)
Memory-Centric Computing: Solving Computing's Memory Problem
por: Mutlu, Onur, et al.
Publicado: (2025)
por: Mutlu, Onur, et al.
Publicado: (2025)
SpyHammer: Understanding and Exploiting RowHammer under Fine-Grained Temperature Variations
por: Orosa, Lois, et al.
Publicado: (2022)
por: Orosa, Lois, et al.
Publicado: (2022)
Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
por: Yağlıkçı, Abdullah Giray
Publicado: (2024)
por: Yağlıkçı, Abdullah Giray
Publicado: (2024)
Proteus: Enabling High-Performance Processing-Using-DRAM with Dynamic Bit-Precision, Adaptive Data Representation, and Flexible Arithmetic
por: Oliveira, Geraldo F., et al.
Publicado: (2025)
por: Oliveira, Geraldo F., et al.
Publicado: (2025)
EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
por: Canpolat, Oğuzhan, et al.
Publicado: (2025)
por: Canpolat, Oğuzhan, et al.
Publicado: (2025)
DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures
por: Oliveira, Geraldo F., et al.
Publicado: (2023)
por: Oliveira, Geraldo F., et al.
Publicado: (2023)
TeraAgent: A Distributed Agent-Based Simulation Engine for Simulating Half a Trillion Agents
por: Breitwieser, Lukas, et al.
Publicado: (2025)
por: Breitwieser, Lukas, et al.
Publicado: (2025)
PIM-Opt: Demystifying Distributed Optimization Algorithms on a Real-World Processing-In-Memory System
por: Rhyner, Steve, et al.
Publicado: (2024)
por: Rhyner, Steve, et al.
Publicado: (2024)
RawHash2: Mapping Raw Nanopore Signals Using Hash-Based Seeding and Adaptive Quantization
por: Firtina, Can, et al.
Publicado: (2023)
por: Firtina, Can, et al.
Publicado: (2023)
Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
por: Barcarolo, Nicola, et al.
Publicado: (2026)
por: Barcarolo, Nicola, et al.
Publicado: (2026)
Athena: Synergizing Data Prefetching and Off-Chip Prediction via Online Reinforcement Learning
por: Bera, Rahul, et al.
Publicado: (2026)
por: Bera, Rahul, et al.
Publicado: (2026)
Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources
por: Kanellopoulos, Konstantinos, et al.
Publicado: (2023)
por: Kanellopoulos, Konstantinos, et al.
Publicado: (2023)
Ejemplares similares
-
Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis
por: Yuksel, Ismail Emir, et al.
Publicado: (2024) -
An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
por: Luo, Haocong, et al.
Publicado: (2024) -
In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
por: Yuksel, Ismail Emir, et al.
Publicado: (2025) -
Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
por: Tuğrul, Yahya Can, et al.
Publicado: (2025) -
ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
por: Yüksel, İsmail Emir, et al.
Publicado: (2025)