Imagen de Portada

WaveCert: Translation Validation for Asynchronous Dataflow Programs via Dynamic Fractional Permissions

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Lin, Zhengyao, Gancher, Joshua, Parno, Bryan
Formato:	Preprint
Publicado:	2023
Materias:	Programming Languages Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Dato: A Task-Based Programming Model for Dataflow Accelerators
por: Fang, Shihan, et al.
Publicado: (2025)

Partial Cross-Compilation and Mixed Execution for Accelerating Dynamic Binary Translation
por: Gu, Yuhao, et al.
Publicado: (2025)

FuseFlow: A Fusion-Centric Compilation Framework for Sparse Deep Learning on Streaming Dataflow
por: Lacouture, Rubens, et al.
Publicado: (2025)

Scaling Program Synthesis Based Technology Mapping with Equality Saturation
por: Smith, Gus Henry, et al.
Publicado: (2024)

FPGA Technology Mapping Using Sketch-Guided Program Synthesis
por: Smith, Gus Henry, et al.
Publicado: (2024)

Tawa: Automatic Warp Specialization for Modern GPUs with Asynchronous References
por: Chen, Hongzheng, et al.
Publicado: (2025)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
por: Zhao, Zhuorui, et al.
Publicado: (2025)

The Program Hypergraph: Multi-Way Relational Structure for Geometric Algebra, Spatial Compute, and Physics-Aware Compilation
por: Haynes, Houston
Publicado: (2026)

Streaming Tensor Programs: A Streaming Abstraction for Dynamic Parallelism
por: Sohn, Gina, et al.
Publicado: (2025)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
por: Yin, Jiaqi, et al.
Publicado: (2025)

TAPA: A Scalable Task-Parallel Dataflow Programming Framework for Modern FPGAs with Co-Optimization of HLS and Physical Design
por: Guo, Licheng, et al.
Publicado: (2022)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
por: Tan, Yan, et al.
Publicado: (2026)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
por: Chang, Fu-Chieh, et al.
Publicado: (2026)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
por: Liu, Shang, et al.
Publicado: (2023)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
por: Niu, Juxin, et al.
Publicado: (2025)

Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)
por: Xu, Siyi, et al.
Publicado: (2025)

Register Aggregation for Hardware Decompilation
por: Rao, Varun, et al.
Publicado: (2024)

Relaxed exception semantics for Arm-A (extended version)
por: Simner, Ben, et al.
Publicado: (2024)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
por: Zhang, Weichuang, et al.
Publicado: (2024)

There and Back Again: A Netlist's Tale with Much Egraphin'
por: Smith, Gus Henry, et al.
Publicado: (2024)

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration
por: Zhuang, Jinming, et al.
Publicado: (2024)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
por: Chen, Chen, et al.
Publicado: (2024)

Tywaves: A Typed Waveform Viewer for Chisel
por: Meloni, Raffaele, et al.
Publicado: (2024)

Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators
por: Tanaka, Izumi, et al.
Publicado: (2026)

Comparing Methods for the Cross-Level Verification of SystemC Peripherals with Symbolic Execution
por: Rudkowski, Karl Aaron, et al.
Publicado: (2025)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
por: Yang, Yiyao, et al.
Publicado: (2025)

From CISC to RISC: language-model guided assembly transpilation
por: Heakl, Ahmed, et al.
Publicado: (2024)

MINISA: Minimal Instruction Set Architecture for Next-gen Reconfigurable Inference Accelerator
por: Tong, Jianming, et al.
Publicado: (2026)

Generation of Compiler Backends from Formal Models of Hardware
por: Smith, Gus Henry
Publicado: (2024)

ACT: Automatically Generating Compiler Backends from Tensor Accelerator ISA Descriptions
por: Jain, Devansh, et al.
Publicado: (2025)

Parameterized Hardware Design with Latency-Abstract Interfaces
por: Nigam, Rachit, et al.
Publicado: (2024)

Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models
por: Xu, Haocheng, et al.
Publicado: (2024)

NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures
por: Li, Shangkun, et al.
Publicado: (2026)

Allo: A Programming Model for Composable Accelerator Design
por: Chen, Hongzheng, et al.
Publicado: (2024)

Quantum Control Machine: The Limits of Control Flow in Quantum Programming
por: Yuan, Charles, et al.
Publicado: (2023)

Quantum Register Machine: Efficient Implementation of Quantum Recursive Programs
por: Zhang, Zhicheng, et al.
Publicado: (2024)

Understanding Accelerator Compilers via Performance Profiling
por: Yorihiro, Ayaka, et al.
Publicado: (2025)

CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization
por: Chang, Che-Ming, et al.
Publicado: (2026)

A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation
por: Lei, Jie, et al.
Publicado: (2025)

Latency Based Tiling
por: Cashman, Jack
Publicado: (2025)