YOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-Situ Multiply Arithmetic for Large-Scale AI

Documenti analoghi

• FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
  di: Xuan, Zihao, et al.
  Pubblicazione: (2026)
• Implementation of a 8-bit Wallace Tree Multiplier
  di: Biswas, Ayan, et al.
  Pubblicazione: (2025)
• Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
  di: Böttcher, Andreas, et al.
  Pubblicazione: (2024)
• Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
  di: Kida, Misaki, et al.
  Pubblicazione: (2025)
• A 33.6-136.2 TOPS/W Nonlinear Analog Computing-In-Memory Macro for Multi-bit LSTM Accelerator in 65 nm CMOS
  di: Yang, Junyi, et al.
  Pubblicazione: (2025)