Cover Image

Experimental demonstration of magnetic tunnel junction-based computational random-access memory

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Lv, Yang, Zink, Brandon R., Bloom, Robert P., Cılasun, Hüsrev, Khanal, Pravin, Resch, Salonik, Chowdhury, Zamshed, Habiboglu, Ali, Wang, Weigang, Sapatnekar, Sachin S., Karpuzcu, Ulya, Wang, Jian-Ping
Format:	Preprint
Published:	2023
Subjects:	Emerging Technologies Mesoscale and Nanoscale Physics Artificial Intelligence Hardware Architecture Systems and Control
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

On Error Correction for Nonvolatile Processing-In-Memory
by: Cılasun, Hüsrev, et al.
Published: (2022)

Computing In Spintronic Memory: A Thermal Perspective
by: Miller, Patrick, et al.
Published: (2026)

HETRI: Heterogeneous Ising Multiprocessing
by: Cılasun, Hüsrev, et al.
Published: (2024)

Supporting Higher-Order Interactions in Practical Ising Machines
by: Prova, Nafisa Sadaf, et al.
Published: (2025)

Invited: Toward Accurate, Large-scale Electromigration Analysis and Optimization in Integrated Systems
by: Sapatnekar, Sachin S.
Published: (2026)

Accelerating Electrostatics-based Global Placement with Enhanced FFT Computation
by: Zhang, Hangyu, et al.
Published: (2025)

ML-based AIG Timing Prediction to Enhance Logic Optimization
by: Jiang, Wenjing, et al.
Published: (2024)

3SAT on an All-to-All-Connected CMOS Ising Solver Chip
by: Cılasun, Hüsrev, et al.
Published: (2023)

IR-Aware ECO Timing Optimization Using Reinforcement Learning
by: Jiang, Wenjing, et al.
Published: (2024)

A Linear-Time Algorithm for Steady-State Analysis of Electromigration in General Interconnects
by: Shohel, Mohammad Abdullah Al, et al.
Published: (2021)

ECO-CHIP: Estimation of Carbon Footprint of Chiplet-based Architectures for Sustainable VLSI
by: Sudarshan, Chetan Choppali, et al.
Published: (2023)

Tiny Chiplets Enabled by Packaging Scaling: Opportunities in ESD Protection and Signal Integrity
by: Haque, Emad, et al.
Published: (2025)

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations
by: Ghosh, Subhadip, et al.
Published: (2026)

Performance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations
by: Esmaeilzadeh, Hadi, et al.
Published: (2023)

Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables
by: Ghosh, Subhadip, et al.
Published: (2025)

DROID: Discrete-Time Simulation for Ring-Oscillator-Based Ising Design
by: Kumar, Abhimanyu, et al.
Published: (2025)

On Solving Structured SAT on Ising Machines: A Semiprime Factorization Study
by: Efe, Ahmet, et al.
Published: (2025)

A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
by: Li, Wanqian, et al.
Published: (2024)

ALIGN: A System for Automating Analog Layout
by: Dhar, Tonmoy, et al.
Published: (2020)

Agile TLB Prefetching and Prediction Replacement Policy
by: Mersha, Melkamu, et al.
Published: (2024)

IMSSA: Deploying modern state-space models on memristive in-memory compute hardware
by: Siegel, Sebastian, et al.
Published: (2024)

Efficient transformer adaptation for analog in-memory computing via low-rank adapters
by: Li, Chen, et al.
Published: (2024)

Pack my weights and run! Minimizing overheads for in-memory computing accelerators
by: Houshmand, Pouya, et al.
Published: (2024)

The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview
by: Khan, Asif Ali, et al.
Published: (2024)

Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems
by: Choong, Benjamin Chen Ming, et al.
Published: (2025)

PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
by: Chong, Yue Jiet, et al.
Published: (2025)

Emerging memory technologies at room/cryogenic temperature
by: Raman, Siddhartha Raman Sundara
Published: (2026)

Enabling full-speed random access to the entire memory on the A100 GPU
by: Walker, Alden
Published: (2024)

Processing-in-memory for genomics workloads
by: Simon, William Andrew, et al.
Published: (2025)

CCSS: Hardware-Accelerated RTL Simulation with Fast Combinational Logic Computing and Sequential Logic Synchronization
by: Feng, Weigang, et al.
Published: (2025)

Virtual memory for real-time systems using hPMP
by: Walluszik, Konrad, et al.
Published: (2025)

CADC: Crossbar-Aware Dendritic Convolution for Efficient In-memory Computing
by: Dong, Shuai, et al.
Published: (2025)

Addressing memory bandwidth scalability in vector processors for streaming applications
by: Altayo, Jordi, et al.
Published: (2025)

Memory-efficient Sketch Acceleration for Handling Large Network Flows on FPGAs
by: Han, Zhaoyang, et al.
Published: (2025)

A Logic-Reuse Approach to Nibble-based Multiplier Design for Low Power Vector Computing
by: Chowdhury, Md Rownak Hossain, et al.
Published: (2026)

Accelerating PageRank Algorithmic Tasks with a new Programmable Hardware Architecture
by: Chowdhury, Md Rownak Hossain, et al.
Published: (2024)

Demystifying the 7-D Convolution Loop Nest for Data and Instruction Streaming in Reconfigurable AI Accelerators
by: Chowdhury, Md Rownak Hossain, et al.
Published: (2025)

Messaging-based Adaptive Vector Computing (MAVeC) Accelerator for AI Workloads
by: Chowdhury, Md. Rownak Hossain, et al.
Published: (2024)

ARCANE: Adaptive RISC-V Cache Architecture for Near-memory Extensions
by: Petrolo, Vincenzo, et al.
Published: (2025)