Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine

Documenti analoghi

• MXDOTP: A RISC-V ISA Extension for Enabling Microscaling (MX) Floating-Point Dot Products
  di: İslamoğlu, Gamze, et al.
  Pubblicazione: (2025)
• Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
  di: Jung, Victor J. B., et al.
  Pubblicazione: (2025)
• Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
  di: Scheffler, Paul, et al.
  Pubblicazione: (2024)
• Open-Source Heterogeneous SoCs for AI: The PULP Platform Experience
  di: Conti, Francesco, et al.
  Pubblicazione: (2024)
• Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
  di: Rogenmoser, Michael, et al.
  Pubblicazione: (2024)