AXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators

Documenti analoghi

• Data Transfer Optimizations for Host-CPU and Accelerators in AXI4MLIR
  di: Haris, Jude, et al.
  Pubblicazione: (2024)
• PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs
  di: Saha, Rappy, et al.
  Pubblicazione: (2026)
• Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
  di: Zhao, Hongwei, et al.
  Pubblicazione: (2025)
• NeuraChip: Accelerating GNN Computations with a Hash-based Decoupled Spatial Accelerator
  di: Shivdikar, Kaustubh, et al.
  Pubblicazione: (2024)
• A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
  di: Colagrande, Luca, et al.
  Pubblicazione: (2025)