A rewriting-logic-with-SMT-based formal analysis and parameter synthesis framework for parametric time Petri nets

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Arias, Jaime, Bae, Kyungmin, Olarte, Carlos, Ölveczky, Peter Csaba, Petrucci, Laure
Format: Preprint
Publié: 2024
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866915920750837760
author Arias, Jaime
Bae, Kyungmin
Olarte, Carlos
Ölveczky, Peter Csaba
Petrucci, Laure
author_facet Arias, Jaime
Bae, Kyungmin
Olarte, Carlos
Ölveczky, Peter Csaba
Petrucci, Laure
contents This paper presents a concrete and a symbolic rewriting logic semantics for parametric time Petri nets with inhibitor arcs (PITPNs), a flexible model of timed systems where parameters are allowed in firing bounds. We prove that our semantics is bisimilar to the "standard" semantics of PITPNs. This allows us to use the rewriting logic tool Maude, combined with SMT solving, to provide sound and complete formal analyses for PITPNs. We develop and implement a new general folding approach for symbolic reachability, so that Maude-with-SMT reachability analysis terminates whenever the parametric state-class graph of the PITPN is finite. Our work opens up the possibility of using the many formal analysis capabilities of Maude -- including full LTL model checking, analysis with user-defined analysis strategies, and even statistical model checking -- for such nets. We illustrate this by explaining how almost all formal analysis and parameter synthesis methods supported by the state-of-the-art PITPN tool Romeo can be performed using Maude with SMT. In addition, we also support analysis and parameter synthesis from parametric initial markings, as well as full LTL model checking and analysis with user-defined execution strategies. Experiments show that our methods outperform Romeo in many cases.
format Preprint
id arxiv_https___arxiv_org_abs_2401_01884
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle A rewriting-logic-with-SMT-based formal analysis and parameter synthesis framework for parametric time Petri nets
Arias, Jaime
Bae, Kyungmin
Olarte, Carlos
Ölveczky, Peter Csaba
Petrucci, Laure
Logic in Computer Science
This paper presents a concrete and a symbolic rewriting logic semantics for parametric time Petri nets with inhibitor arcs (PITPNs), a flexible model of timed systems where parameters are allowed in firing bounds. We prove that our semantics is bisimilar to the "standard" semantics of PITPNs. This allows us to use the rewriting logic tool Maude, combined with SMT solving, to provide sound and complete formal analyses for PITPNs. We develop and implement a new general folding approach for symbolic reachability, so that Maude-with-SMT reachability analysis terminates whenever the parametric state-class graph of the PITPN is finite. Our work opens up the possibility of using the many formal analysis capabilities of Maude -- including full LTL model checking, analysis with user-defined analysis strategies, and even statistical model checking -- for such nets. We illustrate this by explaining how almost all formal analysis and parameter synthesis methods supported by the state-of-the-art PITPN tool Romeo can be performed using Maude with SMT. In addition, we also support analysis and parameter synthesis from parametric initial markings, as well as full LTL model checking and analysis with user-defined execution strategies. Experiments show that our methods outperform Romeo in many cases.
title A rewriting-logic-with-SMT-based formal analysis and parameter synthesis framework for parametric time Petri nets
topic Logic in Computer Science
url https://arxiv.org/abs/2401.01884