Copertina

Zero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Sandal, Selim, Akturk, Ismail
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture Artificial Intelligence Machine Learning Programming Languages Software Engineering
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
di: Wei, Anjiang, et al.
Pubblicazione: (2025)

RTLRewriter: Methodologies for Large Models aided RTL Code Optimization
di: Yao, Xufeng, et al.
Pubblicazione: (2024)

CoopetitiveV: Leveraging LLM-powered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation
di: Mi, Zhendong, et al.
Pubblicazione: (2024)

Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
di: Khan, M Zafir Sadik, et al.
Pubblicazione: (2026)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
di: Chen, Luanrong, et al.
Pubblicazione: (2026)

A Survey: Collaborative Hardware and Software Design in the Era of Large Language Models
di: Guo, Cong, et al.
Pubblicazione: (2024)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
di: Liu, Jiale, et al.
Pubblicazione: (2026)

VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
di: Zhao, Zhuorui, et al.
Pubblicazione: (2025)

LLM-aided explanations of EDA synthesis errors
di: Qiu, Siyu, et al.
Pubblicazione: (2024)

RTLSquad: Multi-Agent Based Interpretable RTL Design
di: Wang, Bowei, et al.
Pubblicazione: (2025)

SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning
di: Wang, Yiting, et al.
Pubblicazione: (2025)

Guaranteed Guess: A Language Modeling Approach for CISC-to-RISC Transpilation with Testing Guarantees
di: Heakl, Ahmed, et al.
Pubblicazione: (2025)

RTL++: Graph-enhanced LLM for RTL Code Generation
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

The Argument for Meta-Modeling-Based Approaches to Hardware Generation Languages
di: Schreiner, Johannes, et al.
Pubblicazione: (2024)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
di: Dupuis, Nicolas, et al.
Pubblicazione: (2025)

David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
di: Shankar, Shashwat, et al.
Pubblicazione: (2025)

DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
di: Gai, Jiahao, et al.
Pubblicazione: (2025)

HDLdebugger: Streamlining HDL debugging with Large Language Models
di: Yao, Xufeng, et al.
Pubblicazione: (2024)

QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecture
di: Prakash, Shvetank, et al.
Pubblicazione: (2025)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
di: Cui, Fan, et al.
Pubblicazione: (2024)

A High-level Synthesis Toolchain for the Julia Language
di: Short, Benedict, et al.
Pubblicazione: (2025)

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
di: Yang, Guang, et al.
Pubblicazione: (2025)

FormalRTL: Verified RTL Synthesis at Scale
di: Li, Kezhi, et al.
Pubblicazione: (2026)

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
di: Zhang, Haoyi, et al.
Pubblicazione: (2024)

Hardware.jl - An MLIR-based Julia HLS Flow (Work in Progress)
di: Short, Benedict, et al.
Pubblicazione: (2025)

Retrofitting Control Flow Graphs in LLVM IR for Auto Vectorization
di: Fang, Shihan, et al.
Pubblicazione: (2025)

Understanding Accelerator Compilers via Performance Profiling
di: Yorihiro, Ayaka, et al.
Pubblicazione: (2025)

hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation
di: Hong, Charles, et al.
Pubblicazione: (2025)

Using LLMs to Facilitate Formal Verification of RTL
di: Orenes-Vera, Marcelo, et al.
Pubblicazione: (2023)

Autocomp: A Powerful and Portable Code Optimizer for Tensor Accelerators
di: Hong, Charles, et al.
Pubblicazione: (2025)

LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
di: Wu, Yuheng, et al.
Pubblicazione: (2026)

QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis
di: Wu, Yutong, et al.
Pubblicazione: (2026)

MEIC: Re-thinking RTL Debug Automation using LLMs
di: Xu, Ke, et al.
Pubblicazione: (2024)

KernelCraft: Benchmarking for Agentic Close-to-Metal Kernel Generation on Emerging Hardware
di: Nie, Jiayi, et al.
Pubblicazione: (2026)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2026)

Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL
di: Cai, Siyang, et al.
Pubblicazione: (2026)

VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation
di: Wang, Yiting, et al.
Pubblicazione: (2025)

DRCY: Agentic Hardware Design Reviews
di: Dumont, Kyle, et al.
Pubblicazione: (2026)

ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development
di: Wang, Bowei, et al.
Pubblicazione: (2025)