Copertina

VeriBug: An Attention-based Framework for Bug-Localization in Hardware Designs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Stracquadanio, Giuseppe, Medya, Sourav, Quer, Stefano, Pal, Debjit
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture Machine Learning
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation
di: Ma, Ruiyang, et al.
Pubblicazione: (2025)

Pecker: Bug Localization Framework for Sequential Designs via Causal Chain Reconstruction
di: Tang, Jiaping, et al.
Pubblicazione: (2026)

Low-Cost FlashAttention with Fused Exponential and Multiplication Hardware Operators
di: Alexandridis, Kosmas, et al.
Pubblicazione: (2025)

Algorithm and Hardware Co-Design for Efficient Complex-Valued Uncertainty Estimation
di: Zhang, Zehuan, et al.
Pubblicazione: (2026)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

Hardware-Software Co-Design of Scalable, Energy-Efficient Analog Recurrent Computations
di: Fyon, Arthur, et al.
Pubblicazione: (2026)

Energy Efficient Software Hardware CoDesign for Machine Learning: From TinyML to Large Language Models
di: Vahdatpour, Mohammad Saleh, et al.
Pubblicazione: (2026)

FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs
di: Xie, Xilong, et al.
Pubblicazione: (2025)

VeriCache: Turning Lossy KV Cache into Lossless LLM Inference
di: Yao, Jiayi, et al.
Pubblicazione: (2026)

AP-DRL: A Synergistic Algorithm-Hardware Framework for Automatic Task Partitioning of Deep Reinforcement Learning on Versal ACAP
di: Li, Enlai, et al.
Pubblicazione: (2026)

Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design
di: Meng, Jian, et al.
Pubblicazione: (2024)

MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
di: Armeniakos, Giorgos, et al.
Pubblicazione: (2025)

Reusing Softmax Hardware Unit for GELU Computation in Transformers
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2024)

A Joint Learning Approach to Hardware Caching and Prefetching
di: Yuan, Samuel, et al.
Pubblicazione: (2025)

Energy-Aware Deep Learning on Resource-Constrained Hardware
di: Millar, Josh, et al.
Pubblicazione: (2025)

Custom Algorithm-based Fault Tolerance for Attention Layers in Transformers
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

Architect in the Loop Agentic Hardware Design and Verification
di: Mohammed, Mubarek
Pubblicazione: (2025)

ML For Hardware Design Interpretability: Challenges and Opportunities
di: Baartmans, Raymond, et al.
Pubblicazione: (2025)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
di: Yu, Zhewen, et al.
Pubblicazione: (2024)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
di: AbouElhamayed, Ahmed F., et al.
Pubblicazione: (2023)

ATHEENA: A Toolflow for Hardware Early-Exit Network Automation
di: Biggs, Benjamin, et al.
Pubblicazione: (2023)

Hardware Software Optimizations for Fast Model Recovery on Reconfigurable Architectures
di: Xu, Bin, et al.
Pubblicazione: (2025)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
di: Thorat, Kiran, et al.
Pubblicazione: (2025)

Hardware implementation of timely reliable Bayesian decision-making using memristors
di: Song, Lekai, et al.
Pubblicazione: (2024)

Hardware-Aware Neural Dropout Search for Reliable Uncertainty Prediction on FPGA
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
di: Li, Jinhao, et al.
Pubblicazione: (2024)

CATransformers: Carbon Aware Transformers Through Joint Model-Hardware Optimization
di: Wang, Irene, et al.
Pubblicazione: (2025)

Hardware-Efficient Softmax and Layer Normalization with Guaranteed Normalization for Edge Devices
di: Choi, Dawon, et al.
Pubblicazione: (2026)

Hardware-Friendly Delayed-Feedback Reservoir for Multivariate Time-Series Classification
di: Ikeda, Sosei, et al.
Pubblicazione: (2025)

An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-based In-memory Computing
di: Moradifirouzabadi, Ashkan, et al.
Pubblicazione: (2024)

Learning to Compare Hardware Designs for High-Level Synthesis
di: Bai, Yunsheng, et al.
Pubblicazione: (2024)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators
di: Klhufek, Jan, et al.
Pubblicazione: (2024)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
di: Liu, Qunyou, et al.
Pubblicazione: (2026)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
di: Hsiung, Ching-Lin, et al.
Pubblicazione: (2025)

When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation
di: Liang, Yiwen, et al.
Pubblicazione: (2025)

CIMFlow: An Integrated Framework for Systematic Design and Evaluation of Digital CIM Architectures
di: Qi, Yingjie, et al.
Pubblicazione: (2025)

Exploring the Limitations of Kolmogorov-Arnold Networks in Classification: Insights to Software Training and Hardware Implementation
di: Tran, Van Duy, et al.
Pubblicazione: (2024)

Rescaling-Aware Training for Efficient Deployment of Deep Learning Models on Full-Integer Hardware
di: Mueller, Lion, et al.
Pubblicazione: (2025)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
di: Leon, Vasileios, et al.
Pubblicazione: (2025)